• Not Answered

    How to write to DHCSR register in Cortex-M 0

    • CoreSight Debug and Trace
    • 12 (Debug Monitor)
    • Cortex-M
    1313 views
    2 replies
    Latest 9 months ago
    by 42Bastian Schick
  • Answered

    System wide cache flush 0

    • Cortex-A35
    • Cache coherency
    • Armv8-A
    • Cache Management
    15027 views
    5 replies
    Latest 9 months ago
    by Norbert Goldstein
  • Answered

    optimize scaling that involves float division in M0 +1

    • Cortex-M0
    • Floating-Point Execution
    10824 views
    2 replies
    Latest 9 months ago
    by Broeker
  • Not Answered

    Exec latency for ASIMD instructions taking the V pipelines 0

    13643 views
    2 replies
    Latest 9 months ago
    by sjub
  • Answered

    run standalone software in user mode 0

    14378 views
    5 replies
    Latest 9 months ago
    by 42Bastian Schick
  • Not Answered

    -print-libgcc-file-name gives thumb while -marm is used 0

    • GCC
    • Thumb
    • GNU Arm
    • Cortex-A7
    13591 views
    2 replies
    Latest 9 months ago
    by Arjan
  • Answered

    Can I change the frequency of the generic timer in armv8? 0

    13483 views
    2 replies
    Latest 9 months ago
    by zilly
  • Not Answered

    Jitter in a square wave generated by using GPIO. 0

    12837 views
    1 reply
    Latest 9 months ago
    by 42Bastian Schick
  • Not Answered

    Cortex-A35 performance for DDR3 read accesses 0

    • Cortex-A35
    • performance
    17032 views
    8 replies
    Latest 9 months ago
    by Gael
  • Not Answered

    M4 Cross compiler error 0

    3280 views
    12 replies
    Latest 9 months ago
    by Andy Neil
  • Not Answered

    I would like to run linux on cortex-M MCU in Stm32mp157-EV but i don't know what's wrong? 0

    • Linux Developers
    • STM32 F4
    • Linux
    1808 views
    4 replies
    Latest 9 months ago
    by Andy Neil
  • Not Answered

    STM32H745XIH6U not booting 0

    958 views
    2 replies
    Latest 9 months ago
    by Andy Neil
  • Not Answered

    compiler optimization options for ARMv8 GCC compiler on ARM cortex a53 (bare metal application) 0

    • Cortex-A53
    • AArch64
    • Optimization Solution
    • Armv8-A
    • GCC
    • NEON
    21771 views
    9 replies
    Latest 9 months ago
    by XNoOp
  • Not Answered

    BusFault on Power Reset 0

    • 5 (BusFault)
    • 3 (HardFault)
    790 views
    1 reply
    Latest 9 months ago
    by 42Bastian Schick
  • Answered

    Enable and disable MMU page table caching in L2 +1

    14329 views
    3 replies
    Latest 9 months ago
    by XNoOp
<>