• Answered

    Assembly code +1

    1222 views
    1 reply
    Latest 6 months ago
    by 42Bastian Schick
  • Not Answered

    Which bit fields are for Cortex-M4F SCB_ICSR.VECTORPENDING 0

    • Cortex-M4
    971 views
    1 reply
    Latest 6 months ago
    by 42Bastian Schick
  • Answered

    Speculative execution/loads on Cortex-A5 0

    • Cortex-A5
    • Pipeline Control and Execution
    • Cache
    11925 views
    5 replies
    Latest 6 months ago
    by vstehle
  • Answered

    Inconsistent shareability domain on tlbi instructions +1

    • Cortex-A72
    • Cortex-A53
    11004 views
    3 replies
    Latest 6 months ago
    by josecm
  • Not Answered

    Instruction Count and Memory Access 0

    • CoreSight Debug and Trace
    • Musca-A
    • Cortex-M33
    1311 views
    2 replies
    Latest 6 months ago
    by Lica
  • Answered

    Understanding interrupt latency and jitter in Cortex-M 0

    • Interrupt Handling
    • Cortex-M7
    • Cortex-M
    • Interrupt
    3388 views
    7 replies
    Latest 6 months ago
    by 42Bastian Schick
  • Suggested Answer

    ARM M0 and M3 0

    1112 views
    2 replies
    Latest 6 months ago
    by Andy Neil
  • Answered

    ID issue 0

    10409 views
    2 replies
    Latest 6 months ago
    by Colin Campbell
  • Suggested Answer

    How many clock cycles does a"for" loop take? 0

    2560 views
    5 replies
    Latest 7 months ago
    by Bill Westfeild
  • Answered

    DWT instruction address 0

    • CoreSight Debug and Trace
    • Cortex-M33
    • Armv8-M
    1316 views
    2 replies
    Latest 7 months ago
    by Lica
  • Not Answered

    cortex M33 multicore debug resources 0

    1177 views
    3 replies
    Latest 7 months ago
    by Sinie
  • Not Answered

    Reading Non-Secure PENDSVSET after re-entry into Secure PendSV 0

    948 views
    2 replies
    Latest 7 months ago
    by 42Bastian Schick
  • Not Answered

    DRAM address mapping on a Cortex-A72 ARMv8 0

    • Cortex-A72
    • Armv8-A
    9959 views
    2 replies
    Latest 7 months ago
    by Frederick
  • Answered

    Running armv7 binaries on armv8 0

    • Armv7-A
    • Armv8-A
    28818 views
    8 replies
    Latest 7 months ago
    by Cyan101
  • Not Answered

    Which PMU Events for L2 Cache Misses on Cortex-A72 0

    10063 views
    2 replies
    Latest 7 months ago
    by John Duffy
<>