• Suggested Answer

    Cortex A53 and AMP Asynchronous Multiprocessing 0

    • Cache coherency
    • Cache Coherent Interconnect
    • Cortex-A
    1909 views
    5 replies
    Latest over 1 year ago
     by 42Bastian Schick
  • Answered

    Non-secure call Secure used SG instruction cause Hard Fault 0

    1437 views
    6 replies
    Latest over 1 year ago
     by Thomas Coding
  • Suggested Answer

    Conditional Non-branch Instructions 0

    • ETM
    781 views
    2 replies
    Latest over 1 year ago
     by Willy Wolff
  • Not Answered

    How high is the precision of fixed-point processors for floating-point numbers? 0

    • Processors
    635 views
    1 reply
    Latest over 1 year ago
     by 42Bastian Schick
  • Answered

    How to read/write an I/O port in aarch64? 0

    • AArch64
    • Arm64
    2180 views
    3 replies
    Latest over 1 year ago
     by LucasBarros90
  • Not Answered

    Multiple ARM CPU in the same Motherboard 0

    1174 views
    2 replies
    Latest over 1 year ago
     by sidereal
  • Suggested Answer

    Program does not run with optimization disabled, except if debugging 0

    • Embedded Software
    • Arm Compiler 6
    • Microcontroller (MCU)
    • uVision
    • Debugging
    • CMSIS
    • Cortex-M4
    2663 views
    5 replies
    Latest over 1 year ago
     by Dario
  • Suggested Answer

    What's the meaning of the entry of exception vector for ARM-VA7 0

    • Armv7-A
    1239 views
    4 replies
    Latest over 1 year ago
     by asic_xuan
  • Not Answered

    the halt of Systick 0

    • CoreSight Architecture
    • 15 (SysTick)
    944 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    #Pragma diag_suppress Operation 0

    1974 views
    5 replies
    Latest over 1 year ago
     by 42Bastian Schick
  • Answered

    Initialization an array of 24-bit signed integers 0

    • Cortex-M3
    • Arm Assembly Language (ASM)
    1571 views
    5 replies
    Latest over 1 year ago
     by WestfW
  • Not Answered

    Setting Non-Secure Memory from Secure Memory on TrustZone for Armv8-m 0

    • TrustZone for Armv8-M
    • Cortex-M33
    1433 views
    4 replies
    Latest over 1 year ago
     by mcak
  • Answered

    Wrong interrupt vector called 0

    • Interrupt Handling
    • Interrupt Controllers
    • Cortex-M4
    1914 views
    10 replies
    Latest over 1 year ago
     by Stric
  • Answered

    Very Urgent :VIC in ARM Cortex R4 +1

    • Cortex-R
    • Cortex-R4
    9858 views
    14 replies
    Latest over 1 year ago
     by Joseph Yiu
  • Not Answered

    complex signals 0

    644 views
    1 reply
    Latest over 1 year ago
     by 42Bastian Schick
<>