• Suggested Answer

    how "Early Write Acknowledgement" is encoded on AXI AxCache ? equal to "bufferable"? 0

    • Armv7-A
    • AXI
    • Armv8-A
    4053 views
    2 replies
    Latest over 3 years ago
    by astonelin@gmail.com
  • Answered

    Transition to secure monitor flow on ARMv8 +1

    • ARMv8 Exception Model
    • Security
    • Armv8
    • Armv8-A
    3980 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Suggested Answer

    How to ensure the safety of SP_EL0 0

    • ARMv8 Exception Model
    • Armv8-A
    3277 views
    2 replies
    Latest over 3 years ago
    by chendader
  • Answered

    Flat memory model 0

    4153 views
    4 replies
    Latest over 3 years ago
    by 42Bastian Schick
  • Suggested Answer

    Control access to L2 cache 0

    4064 views
    5 replies
    Latest over 3 years ago
    by christoph8446
  • Suggested Answer

    What is meaning of Logical MMU ? 0

    • TrustZone
    3040 views
    2 replies
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    Which component set the NS bit in SCR ? 0

    • Architecture
    • CHI
    • TrustZone
    • Armv8-M
    7643 views
    2 replies
    Latest over 3 years ago
    by Sahil
  • Answered

    Memory map for ARMv8-M TrustZone SOC's 0

    • Address
    • TrustZone
    • Armv8-M
    • Memory
    16185 views
    6 replies
    Latest over 3 years ago
    by raghu.ncstate
  • Answered

    How to do the ARM state change between 64-bit and 32-bit Guest OS on Hypervsor? 0

    3503 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    How to run AArch32 code in DS-5 AArch64? +1

    • Arm Development Studio
    • AArch64
    • AArch32
    6124 views
    6 replies
    Latest over 3 years ago
    by ldivya47
  • Answered

    Cortex M0+ what means "optionally shifted" at some instructions like EOR (register) +1

    2378 views
    2 replies
    Latest over 3 years ago
    by Volker Kugler
  • Answered

    How to know if the processor is in EL0 state on armv8? +2

    • ARMv8 Exception Model
    • Armv8
    8600 views
    6 replies
    Latest over 3 years ago
    by Ajeesh
  • Answered

    Vector Table for ARMv8 (cortex A57) 0

    • Cortex-A53
    • EL1
    • Cortex-A57
    • EL3
    • EL2
    • ARMv8 Exception Model
    • EL0
    • Cortex-A
    6366 views
    2 replies
    Latest over 3 years ago
    by Ajeesh
  • Answered

    Porting code From Cortex-A9 to Cortex-R7 0

    • Armv7
    • Cortex-A9
    • Arm Assembly Language (ASM)
    • Cortex-R7
    3582 views
    3 replies
    Latest over 3 years ago
    by Ajeesh
  • Answered

    Can I map the code/data memory as device memory +1

    2817 views
    3 replies
    Latest over 3 years ago
    by Peter Rielly
<>