• Not Answered

    SAU vs. IDAU in a System with Multiple Masters 0

    • Security
    • TrustZone
    • Armv8-M
    14680 views
    5 replies
    Latest over 2 years ago
     by Chris Reed
  • Answered

    ARM vs Thumb vs Thumb2 instruction set +1

    • T32 (Thumb)
    23058 views
    2 replies
    Latest over 2 years ago
     by Kevin B
  • Answered

    FPU version in cortex-R52 +1

    4553 views
    1 reply
    Latest over 2 years ago
     by Peter Rielly
  • Answered

    Cortex R8 axi unaligned transfer 0

    • program
    • cortex-r8
    4949 views
    2 replies
    Latest over 3 years ago
     by Ben Chen
  • Answered

    Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? +1

    6264 views
    4 replies
    Latest over 3 years ago
     by RLA
  • Suggested Answer

    arm1176jzf-s fiq context switch 0

    18683 views
    1 reply
    Latest over 3 years ago
     by Peter Rielly
  • Suggested Answer

    Some question about tz 0

    • TrustZone
    • Armv8-M
    7376 views
    2 replies
    Latest over 5 years ago
     by Wenchuan
  • Suggested Answer

    Interrupt status in Aarch64 0

    • Cortex-A9
    • AArch64
    • Cortex-A
    5353 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    why inner attribute is affected by outer configuration? +1

    • Cortex-A15
    • Cortex-A
    6342 views
    6 replies
    Latest over 5 years ago
     by geekfolk
  • Answered

    PC doesn't update in simulation 0

    • CMSDK
    • Cortex-M
    3410 views
    2 replies
    Latest over 5 years ago
     by ele
  • Suggested Answer

    SMP to suspend an individual core with security OS 0

    • Cortex-A53
    • Cortex-A
    • TrustZone
    • AArch32
    4740 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    Unidentified hardfault on Arm Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    3873 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    multi core programming 0

    • Cortex-A
    • Cortex-A7
    4300 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Not Answered

    How to design simple memory protection using MMU attributes & modes ? 0

    • Memory Management Unit (MMU)
    3898 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    Can Floating Point Unit(FPU) in cortexA9 processor raise an exception? 0

    • Cortex-A9
    • Floating Point Unit (FPU)
    • Cortex-A
    5029 views
    3 replies
    Latest over 5 years ago
     by Yeli
>