• Answered

    ARM vs Thumb vs Thumb2 instruction set +1

    • T32 (Thumb)
    15671 views
    2 replies
    Latest 5 months ago
    by Kevin B
  • Suggested Answer

    FPU version in cortex-R52 0

    2370 views
    1 reply
    Latest 5 months ago
    by Peter Rielly
  • Answered

    Cortex R8 axi unaligned transfer 0

    • program
    • cortex-r8
    3057 views
    2 replies
    Latest over 1 year ago
    by Ben Chen
  • Answered

    Cortex-R5 r1p2: Data/Instruction Cache - Configuration during startup, run-time? Specific considerations using RTOS, DMA? +1

    4062 views
    4 replies
    Latest over 1 year ago
    by RLA
  • Suggested Answer

    arm1176jzf-s fiq context switch 0

    15931 views
    1 reply
    Latest over 1 year ago
    by Peter Rielly
  • Suggested Answer

    Some question about tz 0

    • TrustZone
    • Armv8-M
    5345 views
    2 replies
    Latest over 2 years ago
    by Wenchuan
  • Suggested Answer

    Interrupt status in Aarch64 0

    • Cortex-A9
    • AArch64
    • Cortex-A
    3894 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    why inner attribute is affected by outer configuration? +1

    • Cortex-A15
    • Cortex-A
    4433 views
    6 replies
    Latest over 3 years ago
    by geekfolk
  • Answered

    PC doesn't update in simulation 0

    • CMSDK
    • Cortex-M
    2315 views
    2 replies
    Latest over 3 years ago
    by ele
  • Suggested Answer

    SMP to suspend an individual core with security OS 0

    • Cortex-A53
    • Cortex-A
    • TrustZone
    • AArch32
    2954 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    Unidentified hardfault on Arm Cortex-M4 +1

    • Cortex-M
    • Cortex-M4
    2402 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    multi core programming 0

    • Cortex-A
    • Cortex-A7
    2899 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    Can Floating Point Unit(FPU) in cortexA9 processor raise an exception? 0

    • Cortex-A9
    • Floating Point Unit (FPU)
    • Cortex-A
    3518 views
    3 replies
    Latest over 3 years ago
    by Yeli
  • Answered

    ARM CoreLink MMU-500 System Memory Management Unit - Preloading the TLBs and page tables +1

    • CoreLink MMU-500
    • Memory Management Unit (MMU)
    3653 views
    1 reply
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    MPU vs TrustZone-M 0

    • TrustZone
    • Armv8-M
    • Memory
    11275 views
    4 replies
    Latest over 3 years ago
    by BlueP
>