• Answered

    ARM CoreLink MMU-500 System Memory Management Unit - Preloading the TLBs and page tables +1

    • CoreLink MMU-500
    • Memory Management Unit (MMU)
    5536 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    MPU vs TrustZone-M 0

    • TrustZone
    • Armv8-M
    • Memory
    15752 views
    4 replies
    Latest over 5 years ago
     by BlueP
  • Answered

    What does "CMSDK_GPIO1->ALTFUNCSET = (1<<5);" do? 0

    • CMSDK
    • Cortex-M
    4242 views
    3 replies
    Latest over 5 years ago
     by Joseph Yiu
  • Answered

    Cortex M4 Conditional Branch - Pipeline +1

    • Cortex-M
    • C
    • Cortex-M4
    7092 views
    5 replies
    Latest over 5 years ago
     by fede_cip
  • Suggested Answer

    Is Cache Stashing introduced in DynamIQ similar to IO coherency? 0

    • Cache coherency
    • DynamIQ Shared Unit (DSU)
    6534 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    How do I start with simple example for study about boot rom and boot sequence? +1

    • Architecture
    • CHI
    • Cortex-M3
    • Cortex-M
    5009 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Suggested Answer

    What is the relationship between UART and printf within retarget? 0

    • Cortex-M3
    • Cortex-M
    6417 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Suggested Answer

    Where to find the execution cycles of Cortex m7 instruction 0

    • Cortex-M0
    • Cortex-M7
    • Cortex-M3
    • Cortex-M
    • Cortex-M4
    19774 views
    9 replies
    Latest over 5 years ago
     by tyskin
  • Not Answered

    Intercore interrupts on a53 between EL1 and EL3 0

    • Cortex-A53
    • Cortex-A
    4995 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    Excepted Practice for NS writes after setting M33 SAU.ALLNS 0

    • TrustZone
    • Armv8-M
    • Block
    6688 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    What does system memory work actually? 0

    • CMSDK
    • Cortex-M
    4055 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Answered

    When does ITAdvance() pseudo-function Exactly called ? 0

    • T32 (Thumb)
    3101 views
    2 replies
    Latest over 5 years ago
     by AbdAllah Talaat
  • Not Answered

    L2 cache with cortex-A8 0

    • Cache
    • Cortex-A
    • Cortex-A8
    3056 views
    1 reply
    Latest over 5 years ago
     by Peter Rielly
  • Not Answered

    VMSAv8-64 - How to change 2-stage translation table descriptors of a given VMID and do invalidation afterwards? 0

    • AArch64
    • Armv8-A
    4283 views
    2 replies
    Latest over 5 years ago
     by Jorge
  • Answered

    Can Cortex-A53 l2 cache be controlled seperatly? 0

    • Cortex-A53
    • Cortex-A
    5964 views
    2 replies
    Latest over 5 years ago
     by Emmy0
<>