• Answered

    Is it possible to benefit from DMA in r6p0 using DRM + GPU? +1

    • Mali Drivers
    • Mali-GPU
    6297 views
    9 replies
    Latest over 4 years ago
    by Markus Pfau
  • Answered

    no FPU in memset 0

    • fpu
    • ds-5
    • compiler
    22647 views
    19 replies
    Latest over 5 years ago
    by Jens Bauer
  • Answered

    How many clock cycles do SVC/PUSH/POP/SRS/RFE insturctions take to execute on Cortex-A8 processor? 0

    • Cortex-A
    • Cortex-A8
    5135 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Answered

    ARMv7-A: What is "Fault not on a stage 2 translation for a stage 1 translation table walk"? 0

    • Armv7-A
    • Cortex-A
    • Cortex-A7
    10283 views
    12 replies
    Latest over 5 years ago
    by Takumi Shimada
  • Answered

    eclipse version 0

    • ds-5
    • eclipse
    5081 views
    8 replies
    Latest over 5 years ago
    by Sean
  • Answered

    Reason Behind EL2 in non-secured state ARMv8 +1

    • EL1
    • EL2
    3190 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Answered

    Integrated Debug Functionality in ARM v8 +1

    • Cortex-A57
    • Armv8-A
    • Cortex-A
    1863 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Not Answered

    Fixed Virtual Platform Usage 0

    • ds-5
    • model
    • Fixed Virtual Platforms (FVPs)
    2545 views
    2 replies
    Latest over 5 years ago
    by techguyz
  • Not Answered

    DS-5 support for development boards 0

    1434 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Answered

    Cache maintanance operation to PoC +1

    • Cortex-A9
    • Cache
    • Cortex-A
    • Cortex-A8
    6729 views
    4 replies
    Latest over 5 years ago
    by Luke
  • Answered

    Toolchain difference gcc-eabihf and gcc-eabi 0

    5022 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Answered

    Does load/store-exclusive violate Hypervisor Transparency? 0

    • Armv7-A
    • Armv8-A
    3258 views
    1 reply
    Latest over 5 years ago
    by Matt Sealey
  • Not Answered

    Issue FIQ pending arm trusted firmware 0

    • Juno Arm Development Platform
    • Arm Trusted Firmware
    2947 views
    5 replies
    Latest over 5 years ago
    by armdev
  • Answered

    Funny asymmetry with banked register names 0

    • Armv7-A
    • Cortex-A
    • Cortex-A7
    4762 views
    5 replies
    Latest over 5 years ago
    by Juha Aaltonen
  • Answered

    Does CCI-400 guarantees cache coherency between secure and non-secure worlds? 0

    • Cortex-A53
    • Cortex-A57
    • big.LITTLE
    • CoreLink CCI-400
    • Cache
    • Cortex-A
    3116 views
    3 replies
    Latest over 5 years ago
    by Kay
<>