• Suggested Answer

    ARM Cortex A8 L2 Cache Flush Invalidate 0

    • Cortex-A
    • Cortex-A8
    9010 views
    5 replies
    Latest over 5 years ago
     by Matt Sealey
  • Not Answered

    I need a compiler 0

    • Arm Compiler 6
    • Arm Compiler
    9730 views
    9 replies
    Latest over 5 years ago
     by Matt Sealey
  • Not Answered

    ARM TrustZone on ZC702 0

    • Arm Development Studio
    • TrustZone
    • Arm Compiler 5
    4946 views
    1 reply
    Latest over 5 years ago
     by Matt Sealey
  • Answered

    How to use CoreSight debug and trace ? +1

    • Arm Development Studio
    • CoreSight Debug and Trace
    • Arm9
    5638 views
    1 reply
    Latest over 5 years ago
     by Matt Sealey
  • Answered

    A8: Keeping Cache-enabled and MMU-disabled +1

    • Cortex-A
    • Cortex-A8
    10855 views
    6 replies
    Latest over 5 years ago
     by Matt Sealey
  • Answered

    Using an external clock - experts only +1

    • Raspberry Pi
    • Cortex-A53
    • Cortex-A57
    • Cortex-A
    8721 views
    5 replies
    Latest over 5 years ago
     by Matt Sealey
  • Suggested Answer

    No events data on the ARM DS-5 streamline with the sabrelite i.mx6 quad core 0

    • DS-5 Development Studio
    • arm streamline
    10534 views
    10 replies
    Latest over 5 years ago
     by wdobbe
  • Not Answered

    DS-5: recipe for target 'HelloWorld' failed 0

    • DS-5 Development Studio
    • Debugging
    10232 views
    3 replies
    Latest over 6 years ago
     by Matt Sealey
  • Answered

    ELF entry point in thumb mode (armv7/aarch32) 0

    • Thumb
    • AArch32
    6340 views
    3 replies
    Latest over 6 years ago
     by Matt Sealey
  • Answered

    Foundation v8: sp804 frequency 0

    5835 views
    7 replies
    Latest over 6 years ago
     by Vincent Siles
  • Answered

    How to enable L2 cache view for A53 on Juno ADP r0? 0

    • Juno Arm Development Platform
    • Cortex-A53
    • big.LITTLE
    • GICv2
    • Cortex-A5
    • Cortex-A
    • DSTREAM
    10843 views
    9 replies
    Latest over 6 years ago
     by Leandro
  • Not Answered

    cross compile "EB_TrustZone_Example" using "arm-none-eabi-gcc" 0

    • Cross compiling
    • GCC
    • GNU
    5980 views
    5 replies
    Latest over 6 years ago
     by Matt Sealey
  • Answered

    Vulkan mali t628 0

    • vulkan
    • Mali-T628
    • Mali-T760
    • Mali-GPU
    18380 views
    11 replies
    Latest over 6 years ago
     by Matt Sealey
  • Answered

    Is it possible at all to inspect DCACHE line bytes (and flags) on the Cortex-A9 core by reading/writing CP14 or (less likely CP15)? +1

    • Cortex-A9
    • Cortex-A
    2483 views
    1 reply
    Latest over 6 years ago
     by Matt Sealey
  • Not Answered

    New SoC Bring up in DS-5 0

    • Arm Development Studio
    • DSTREAM
    9918 views
    9 replies
    Latest over 6 years ago
     by Matt Sealey
<>