• Suggested Answer

    SError interrupt due to LDAXRB instruction when disable cache on NXP ls1046a 0

    • Armv8-A
    644 views
    2 replies
    Latest 9 months ago
     by Tony Tu
  • Answered

    armv8 write-back cache 0

    600 views
    1 reply
    Latest 9 months ago
     by Martin Weidmann
  • Suggested Answer

    How to switch from default aarch32 to aarch64? 0

    • AArch64
    • AArch32
    532 views
    1 reply
    Latest 10 months ago
     by Martin Weidmann
  • Answered

    Does Cortex-A55 could work on AARCH32 state at the EL1 0

    754 views
    4 replies
    Latest 10 months ago
     by zhuxiya
  • Answered

    Why does ARM core product is named "cortex",what's the cortex mean, or which words combination of it 0

    901 views
    8 replies
    Latest 10 months ago
     by zhuxiya
  • Answered

    Armv8-A A55 baremetal boot exception level from EL1 to EL0 0

    • EL0
    • Arm64
    815 views
    4 replies
    Latest 10 months ago
     by zhuxiya
  • Suggested Answer

    bus problems 0

    783 views
    3 replies
    Latest 10 months ago
     by Colin Campbell
  • Suggested Answer

    Seeking ARM Cortex-X2 Documentation 0

    574 views
    1 reply
    Latest 10 months ago
     by Martin Weidmann
  • Suggested Answer

    What ARM Architecture is the TDA4VM Jacinto™︎ Processor from TI 0

    • Architecture
    • automotive
    • Co-processor Architecture
    • Arm64
    996 views
    4 replies
    Latest 11 months ago
     by silver2row
  • Suggested Answer

    question on Exclusive access 0

    1162 views
    10 replies
    Latest 11 months ago
     by jzbiciak
  • Answered

    How many clock cycles does it take to switch working states by CPS #n 0

    • Armv7 Exception Model
    • Cortex-R5
    533 views
    2 replies
    Latest 11 months ago
     by Nowian
  • Answered

    Caches EL3 and EL1 on A53 Clusters +1

    1174 views
    5 replies
    Latest 11 months ago
     by jzbiciak
  • Not Answered

    Memory attribute configuration in SMMU-v3 0

    • SMMUv3
    1045 views
    4 replies
    Latest 11 months ago
     by gchww
  • Suggested Answer

    What is the response if master issues normal transaction to secure slave 0

    406 views
    1 reply
    Latest 11 months ago
     by Martin Weidmann
  • Answered

    Provision to get out of BKPT instruction +1

    11226 views
    10 replies
    Latest 11 months ago
     by garkbeda43
<>