• Not Answered

    What is the default FPU in ARMv8? 0

    • AArch64
    • Armv8-A
    • NEON
    • Floating Point
    • AArch32
    412 views
    2 replies
    Latest 3 months ago
     by pedrobotelho15
  • Answered

    Any global register in ARMv8? 0

    • AArch64
    • Armv8-A
    348 views
    2 replies
    Latest 3 months ago
     by zy_cloud
  • Answered

    Virtualization support for Mobile in ARM 0

    266 views
    1 reply
    Latest 3 months ago
     by Martin Weidmann
  • Suggested Answer

    ARM SVE2 instruction to use 2048 bits vector 0

    • Fixed Virtual Platforms (FVPs)
    • Neoverse
    573 views
    5 replies
    Latest 3 months ago
     by Ronan Synnott
  • Answered

    GPT and Caching +1

    576 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Suggested Answer

    IRQ not firing when in SVC call 0

    • Interrupt Handling
    • AArch64
    352 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Answered

    How the PE accesses peripherals registers and memories? 0

    • Peripheral Devices
    • SMMUv3
    426 views
    3 replies
    Latest 4 months ago
     by Martin Weidmann
  • Answered

    Question about SMMU 0

    • SMMUv3
    472 views
    1 reply
    Latest 4 months ago
     by Martin Weidmann
  • Suggested Answer

    A53: Load\Store + ALU operation in the same clock 0

    • Cortex-A53
    342 views
    1 reply
    Latest 6 months ago
     by Martin Weidmann
  • Answered

    RME: how to share memory pages in non-sec pas with a realm? 0

    400 views
    2 replies
    Latest 6 months ago
     by Bokdeuk Jeong
  • Not Answered

    IRQ doesn't call exception table 0

    • Generic Interrupt Controller
    • Arm Dual-Timer Module (SP804)
    548 views
    2 replies
    Latest 6 months ago
     by Niklas43
  • Answered

    I need support to initialize GICv2 on ARM A53 Dual Core processor environment in Non Secure mode. 0

    589 views
    2 replies
    Latest 6 months ago
     by Edoardo
  • Suggested Answer

    How to request the license for Fast Models 0

    1424 views
    14 replies
    Latest 6 months ago
     by fish man
  • Not Answered

    GIC600AE - GICA frames: Registers for message-based Interrupts 0

    • pcie
    • GICv2
    • GICv3/v4
    394 views
    1 reply
    Latest 6 months ago
     by Martin Weidmann
  • Suggested Answer

    Default Memory Attribute with Cortex-A7 on memory space and disabled MMU 0

    474 views
    2 replies
    Latest 6 months ago
     by Stephan Cadene
<>