• Answered

    What ARMv8.x revision Cortex-A35 is? 0

    • Cortex-A35
    • Armv8-A
    • Cortex-A
    4609 views
    1 reply
    Latest over 5 years ago
     by Martin Weidmann
  • Suggested Answer

    Arm a53: Populate TLB without table walk? 0

    • Cortex-A53
    • Cortex-A
    3671 views
    1 reply
    Latest over 5 years ago
     by Martin Weidmann
  • Answered

    fvp: ldrx/strx and cache clean 0

    • Fixed Virtual Platforms (FVPs)
    14878 views
    2 replies
    Latest over 5 years ago
     by a.surati
  • Answered

    Difference in AxCACHE signal values in AXI protocol +1

    • AXI
    • AHB
    3692 views
    1 reply
    Latest over 5 years ago
     by Martin Weidmann
  • Answered

    End user agreement licence cortex-M0 +1

    • Cortex-M0
    • DesignStart
    • Cortex-M System Design Kit
    • Cortex-M
    • System Design
    2672 views
    1 reply
    Latest over 5 years ago
     by Martin Weidmann
  • Suggested Answer

    Does Documents have release Notes or update history? 0

    • Cortex-M3
    • Cortex-M
    3603 views
    2 replies
    Latest over 5 years ago
     by Joseph Yiu
  • Answered

    Could anybody tell me how to boot up a processor in AARCH32 bit mode in Arm V8 and A53 core? 0

    • Cortex-A53
    • Armv8-A
    • Cortex-A
    • AArch32
    8648 views
    3 replies
    Latest over 5 years ago
     by 42Bastian Schick
  • Answered

    GICv2 deactivation feature. 0

    • CoreLink GIC-400
    • Generic Interrupt Controller (GIC)
    11422 views
    3 replies
    Latest over 5 years ago
     by Olivier Delande
  • Answered

    Disabling PFU / instruction pre-fetch on Cortex-R4? +1

    • Cortex-R
    • Cortex-R5
    • Cache
    5888 views
    4 replies
    Latest over 5 years ago
     by Martin Weidmann
  • Not Answered

    How to understand AArch64 register 'Operation' column for 'Direct access to internal memory' in Cortex -A53? 0

    • Architecture
    13815 views
    3 replies
    Latest over 5 years ago
     by Zhifei Yang
  • Answered

    Generic Timer in Cortex A-53 0

    • Cortex-A53
    • Cortex-A
    5237 views
    2 replies
    Latest over 5 years ago
     by Vasu
  • Suggested Answer

    Load / Store timings with different cache settings 0

    • Cortex-A9
    • Cache
    • Cortex-A
    4550 views
    2 replies
    Latest over 5 years ago
     by superdesk
  • Answered

    Semihosting in DS-5 +1

    • Cortex-M7
    • DS-5 Development Studio
    • Cortex-M
    2527 views
    2 replies
    Latest over 5 years ago
     by Wilfrand
  • Answered

    VPF? +1

    • NEON
    • Vector Floating Point (VFP)
    6914 views
    1 reply
    Latest over 5 years ago
     by Martin Weidmann
  • Answered

    Data synchronization Barrier and cache. +1

    • Armv7-A
    • Cache
    • Cortex-A
    4190 views
    3 replies
    Latest over 5 years ago
     by Marcin.Kondraciuk@secom.com.pl
<>