• Answered

    Debug Unit Cortex - R 0

    5263 views
    3 replies
    Latest over 3 years ago
     by Martin Weidmann
  • Answered

    ARM Cortex A5 -Issue: Undefined Instruction when write/read value of CNTFRQ register in core ARMv7 0

    19016 views
    2 replies
    Latest over 3 years ago
     by Khuong Nguyen
  • Not Answered

    Need interrupt handling code for ARM cortex A9 0

    26478 views
    3 replies
    Latest over 3 years ago
     by Tejadeep
  • Answered

    TLB Conflict abort 0

    19214 views
    3 replies
    Latest over 3 years ago
     by Martin Weidmann
  • Answered

    FVP License 0

    • AEMv8 FVP
    24423 views
    8 replies
    Latest over 3 years ago
     by Bill M
  • Answered

    Memory barrier when accessing strongly ordered memory +1

    5310 views
    3 replies
    Latest over 3 years ago
     by Martin Weidmann
  • Not Answered

    4-kbyte boundary space 0

    • AMBA
    • AXI4
    37473 views
    10 replies
    Latest over 3 years ago
     by Colin Campbell
  • Answered

    Synchronization of caches on ARMv8 0

    • Armv8-A
    16763 views
    2 replies
    Latest over 4 years ago
     by Martin Weidmann
  • Answered

    how to understand L1 cache but L2 & L3 non-cached +1

    • L1
    • L3
    • Cortex-A55
    • Cache
    • Cortex-A
    • L2
    19279 views
    4 replies
    Latest over 4 years ago
     by phil9980
  • Answered

    Cortex R5 behavior when a masked imprecise/asynchronous abort occurs +1

    8054 views
    6 replies
    Latest over 4 years ago
     by Martin Weidmann
  • Answered

    GICv3 Group0 secure interrupts routed to monitor when running in S-EL1 0

    • EL1
    • EL3
    • GICv3/v4
    • Interrupt
    15236 views
    2 replies
    Latest over 4 years ago
     by odeprez
  • Answered

    New developer guides for AArch64 +1

    • AArch64
    15356 views
    4 replies
    Latest over 4 years ago
     by 42Bastian Schick
  • Answered

    ARMCC: How to generate assembly 0

    • GNU GCC
    14823 views
    9 replies
    Latest over 4 years ago
     by hannahxx
  • Answered

    VMSAv8-64 and spinlock +1

    • Cortex-A53
    • Cache coherency
    • Cortex-A
    • Baremetal
    15325 views
    3 replies
    Latest over 4 years ago
     by Ciro Donnarumma
  • Answered

    Looking for an eval board with octa core Armv8 CPU 0

    • AArch64
    16803 views
    11 replies
    Latest over 4 years ago
     by 42Bastian Schick
<>