• Answered

    ARM/THUMB instructions that change execution path? 0

    • Thumb
    61148 views
    77 replies
    Latest 17 hours ago
     by jakebunt
  • Answered

    Differences between Armv7 to Armv8? 0

    76065 views
    7 replies
    Latest 8 days ago
     by 42Bastian Schick
  • Answered

    How to do the ARM state change between 64-bit and 32-bit? 0

    • 32-bit
    • AArch64
    • Armv8-A
    • 64-bit
    • AArch32
    47484 views
    10 replies
    Latest 1 month ago
     by Su40mmer
  • Answered

    range of BL instruction in arm state 0

    • Armv7-A
    • Armv7-R
    16085 views
    10 replies
    Latest 2 months ago
     by chevestong
  • Answered

    Provision to get out of BKPT instruction +1

    3084 views
    5 replies
    Latest 3 months ago
     by LULIA
  • Answered

    In Arm v7 mmu, stage2 translation cannot use short descriptors. WHY? +1

    • EL1
    • Armv7-A
    • EL0
    • Memory Management Unit (MMU)
    • Hypervisor
    14334 views
    3 replies
    Latest 4 months ago
     by Martin Weidmann
  • Suggested Answer

    How to access memory more than 4GB by using 32bit ISA? 0

    • Memory Access Instructions
    1589 views
    4 replies
    Latest 5 months ago
     by Martin Weidmann
  • Not Answered

    How to do from Secure(EL3) to Non-secure Exception level transition in ARMV8-A ? +1

    • EL1
    • EL3
    • EL2
    • AArch64
    • ARMv8 Exception Model
    11720 views
    4 replies
    Latest 5 months ago
     by Mr_Sanjay
  • Not Answered

    read memory in EL3 0

    6319 views
    2 replies
    Latest 5 months ago
     by dll
  • Not Answered

    What are coherent observers? 0

    808 views
    1 reply
    Latest 5 months ago
     by Martin Weidmann
  • Answered

    how to return from exception generated by SMC instruction 0

    • Cortex-A53
    • EL1
    • EL3
    • EL2
    • AArch64
    • Armv8-A
    • Cortex-A
    14145 views
    4 replies
    Latest 5 months ago
     by T6yson
  • Answered

    Cortex-R5: Divide-by-zero +1

    • Armv7 Exception Model
    • Cortex-R5
    • Processors
    • Software Development
    4157 views
    8 replies
    Latest 6 months ago
     by Tau
  • Answered

    About unsupported exclusive or atomic access issue +1

    16794 views
    2 replies
    Latest 9 months ago
     by Martin Weidmann
  • Answered

    What is the priority between synchronous data abort and FIQ in Cortex-R5F? 0

    • Cortex-R5
    • Interrupt
    3409 views
    6 replies
    Latest 9 months ago
     by Etienne Alepins
  • Answered

    How to initialize DCISW reg. +1

    15732 views
    1 reply
    Latest 9 months ago
     by Martin Weidmann
>