• Suggested Answer

    Relationship between PSEL and PENABLE signals in the APB Protocol. 0

    • APB
    • Protocols
    • Bus Interface
    • AMBA 3 APB Interface
    • SoC Verification
    513 views
    1 reply
    Latest 4 months ago
     by Colin Campbell
  • Answered

    Behavior of the AHB5 subordinate when the first beat of the AHB burst causes an error response while the second beat is a BUSY 0

    • AHB5
    • AHB
    591 views
    2 replies
    Latest 6 months ago
     by alinx
  • Suggested Answer

    why the AMBA 3 AXI Protocol Checker (BP062) is download unavailable? 0

    397 views
    1 reply
    Latest 6 months ago
     by Colin Campbell
  • Answered

    AHB fixed length burst termination in the middle of the burst 0

    • AHB5
    681 views
    3 replies
    Latest 6 months ago
     by alinx
  • Answered

    Where can I find the Datasheet/Guide of the Qualcomm Snapdragon 8cx Gen 3 and Qualcomm Snapdragon 7c Gen 2 SC7180P? 0

    • Peripheral Devices
    408 views
    1 reply
    Latest 6 months ago
     by Colin Campbell
  • Suggested Answer

    ARM CoreLink™︎ SMC-35x AXI Static Memory Controller Series IP 0

    • Microcontroller (MCU)
    • CoreLink SMC-35x AXI Series
    600 views
    3 replies
    Latest 7 months ago
     by MCU lover
  • Suggested Answer

    Are there performance indicators for bridges? 0

    • Bridges Interfaces and Modules
    • AMBA
    • Bus Interface
    • SoC FPGA
    460 views
    1 reply
    Latest 7 months ago
     by Colin Campbell
  • Suggested Answer

    AHB error response to two pipelined non-burst transactions 0

    • AHB
    568 views
    1 reply
    Latest 7 months ago
     by Colin Campbell
  • Answered

    AXI3: Out of order write transaction 0

    733 views
    4 replies
    Latest 7 months ago
     by alan.k.yang
  • Suggested Answer

    About the PrimeCell®︎ DMA Controller (PL080) internal FIFOs. 0

    • PrimeCell DMA Controller (PL080)
    739 views
    5 replies
    Latest 7 months ago
     by Colin Campbell
  • Suggested Answer

    AHB5: performing a burst transfer with HBURST=SINGLE and HTRANS=NONSEQ. 0

    • AHB5
    • AHB
    518 views
    1 reply
    Latest 7 months ago
     by Colin Campbell
  • Not Answered

    What is the response if memory clock is not running 0

    526 views
    2 replies
    Latest 8 months ago
     by rachelgomez123
  • Answered

    AMBA bus Spec 0

    • AMBA 4
    • AXI4
    875 views
    2 replies
    Latest 9 months ago
     by James Bradley
  • Suggested Answer

    What should be the value of the WLAST signal if the length of the write burst is always equal to 0 0

    467 views
    1 reply
    Latest 9 months ago
     by Colin Campbell
  • Suggested Answer

    About PSTRB... 0

    • APB
    507 views
    1 reply
    Latest 9 months ago
     by Colin Campbell
<>