• Answered

    Is there any tools which can convert memory to assemble code? +1

    • AArch64
    • T32 (Thumb)
    2819 views
    2 replies
    Latest over 3 years ago
    by tao.zeng
  • Suggested Answer

    VMSAv8-64 -- worst-case effects of misprogramming of the Contiguous bit +1

    • Armv7-A
    • AArch64
    3432 views
    2 replies
    Latest over 3 years ago
    by Olivier Delande
  • Answered

    Ignored bits in ARMv7a LPAE / ARMv8 Table descriptors 0

    2973 views
    4 replies
    Latest over 3 years ago
    by Vincent Siles
  • Answered

    Cortex M3 : what determines the cycle count for a variable cycle count instruction? +1

    • 32-bit
    • Cortex-M3
    6657 views
    4 replies
    Latest over 3 years ago
    by daith
  • Answered

    How to explain the harvard architecture of ARM processor at instruction level? +1

    10931 views
    2 replies
    Latest over 3 years ago
    by daith
  • Answered

    AXI 4 burst boundary +1

    7393 views
    3 replies
    Latest over 3 years ago
    by Duke Thrust
  • Suggested Answer

    What is meaning of Logical MMU ? 0

    • TrustZone
    3007 views
    2 replies
    Latest over 3 years ago
    by Peter Rielly
  • Answered

    Vectors optimization 0

    • SIMD and Vector Processing Instructions
    3402 views
    4 replies
    Latest over 3 years ago
    by MarkL
  • Answered

    Aarch64 llvm unrecognized instruction mnemonic +1

    • Android
    • LLVM
    • Arm64
    9218 views
    6 replies
    Latest over 3 years ago
    by 42Bastian Schick
  • Answered

    Trapping IRQ from Secure World Firmware to Normal World Rich OS over Monitor Vector Table 0

    • Address
    • CHI
    • TrustZone
    • Armv8-M
    • Interrupt
    9217 views
    4 replies
    Latest over 3 years ago
    by daith
  • Answered

    4k boundary in AXI +1

    • AMBA
    • AXI
    • Interface
    6689 views
    2 replies
    Latest over 3 years ago
    by Martin Weidmann
  • Answered

    ARMV8 48-vs-52-bit mode +1

    2629 views
    1 reply
    Latest over 3 years ago
    by daith
  • Answered

    Why is there no vector integer divide in SIMD instructions ? +1

    • SIMD and Vector Processing Instructions
    6189 views
    3 replies
    Latest over 3 years ago
    by daith
  • Answered

    What works as a data memory barrier? +1

    4481 views
    4 replies
    Latest over 3 years ago
    by kevinlayer
  • Answered

    Unable to run code in optimization level O1, O2 and O3 in DS-5 +1

    • Arm Development Studio
    4554 views
    4 replies
    Latest over 3 years ago
    by ldivya47
<>