• Answered

    two’s complement 0

    • Armv7-M
    8204 views
    4 replies
    Latest over 5 years ago
     by thewal
  • Answered

    How to disable floating-point instruction generation with aarch64 GCC compiler 0

    • Cortex-A53
    • Floating-Point Processing Instructions
    • GCC
    11402 views
    2 replies
    Latest over 5 years ago
     by ilchang
  • Answered

    Cortex-A75 +1

    • Cortex-A75
    • Cortex-A
    • Mali-GPU
    • Mali-G72
    8256 views
    5 replies
    Latest over 5 years ago
     by 42Bastian Schick
  • Answered

    How to compile hello word code with aarch64 gcc +1

    • Armv7-A
    • AArch64
    • Arm Compiler
    • GCC
    • Compilers
    11601 views
    4 replies
    Latest over 5 years ago
     by Huailiang Li
  • Answered

    ARM Compiler 6 (CLANG) and bit-banding 0

    • Arm Compiler 6
    • Arm Compiler
    5121 views
    3 replies
    Latest over 5 years ago
     by Marco Stucchi
  • Answered

    Why do we need atomicity in ARM Architecture? 0

    • Cortex-A
    • Armv8.1-A
    8078 views
    5 replies
    Latest over 5 years ago
     by daith
  • Answered

    Is there any tools which can convert memory to assemble code? +1

    • AArch64
    • T32 (Thumb)
    4184 views
    2 replies
    Latest over 5 years ago
     by tao.zeng
  • Answered

    Ignored bits in ARMv7a LPAE / ARMv8 Table descriptors 0

    4780 views
    4 replies
    Latest over 5 years ago
     by Vincent Siles
  • Answered

    Cortex M3 : what determines the cycle count for a variable cycle count instruction? +1

    • 32-bit
    • Cortex-M3
    10854 views
    4 replies
    Latest over 5 years ago
     by daith
  • Answered

    How to explain the harvard architecture of ARM processor at instruction level? +1

    19466 views
    2 replies
    Latest over 5 years ago
     by daith
  • Answered

    AXI 4 burst boundary +1

    12958 views
    3 replies
    Latest over 5 years ago
     by Duke Thrust
  • Suggested Answer

    What is meaning of Logical MMU ? 0

    • TrustZone
    4478 views
    2 replies
    Latest over 6 years ago
     by Peter Rielly
  • Answered

    Vectors optimization 0

    • SIMD and Vector Processing Instructions
    4911 views
    4 replies
    Latest over 6 years ago
     by MarkL
  • Answered

    Aarch64 llvm unrecognized instruction mnemonic +1

    • Android
    • LLVM
    • Arm64
    16240 views
    6 replies
    Latest over 6 years ago
     by 42Bastian Schick
  • Answered

    Trapping IRQ from Secure World Firmware to Normal World Rich OS over Monitor Vector Table 0

    • Address
    • CHI
    • TrustZone
    • Armv8-M
    • Interrupt
    12974 views
    4 replies
    Latest over 6 years ago
     by daith
<>