• Answered

    How to config the SGI/PPI for each core in GIC600? +1

    • CoreLink GIC-600
    • Generic Interupt Controller
    497 views
    1 reply
    Latest 11 months ago
     by asic_xuan
  • Not Answered

    How many Redistributors needed if I using GIC600 with Cortex-A65AE which is SMT core? 0

    818 views
    2 replies
    Latest 11 months ago
     by Martin Weidmann
  • Answered

    Is there any need to divide one big nic400 into some small nic400? 0

    • CoreLink NIC-400 Network Interconnect
    737 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    Mali GPU Verification 0

    1058 views
    4 replies
    Latest over 1 year ago
     by vic11con
  • Not Answered

    Is there any reference for the co-work among CPU,G31,V52,D51 and display interface? 0

    • Mali DPUs
    • Mali Display
    • Mali Video Processors
    • Mali GPUs
    • Mali Multimedia Suite
    • Mali-V52 video processor
    568 views
    1 reply
    Latest over 1 year ago
     by Ben Clark
  • Answered

    Is there any cache coherence between Mail400 and CPU 0

    • Mali GPUs
    947 views
    5 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    Is there any cache coherence between Mail400 and CPU? 0

    503 views
    1 reply
    Latest over 1 year ago
     by asic_xuan
  • Not Answered

    question about DAP-LITE 0

    • CoreSight Debug Access Port Lite (DAP-Lite)
    1172 views
    3 replies
    Latest over 1 year ago
     by Dibbert
  • Answered

    For a same virtual address, does the secure EL1/0 and non-secure EL1/0 see the same physical address? 0

    • secure systems
    • Armv8-A
    • Memory Management Unit (MMU)
    710 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    Are there any GIC500 API? 0

    • GICv3/v4
    686 views
    2 replies
    Latest over 1 year ago
     by Martin Weidmann
  • Answered

    Is the bare-metal boot code for A53 also usable for A35? 0

    1093 views
    4 replies
    Latest over 1 year ago
     by asic_xuan
  • Answered

    Is DAP-LITE enough for the debug of Cortex-A7? 0

    • CoreSight DAP-Lite
    843 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Suggested Answer

    What's the meaning of the entry of exception vector for ARM-VA7 0

    • Armv7-A
    1200 views
    4 replies
    Latest over 1 year ago
     by asic_xuan
  • Not Answered

    the halt of Systick 0

    • CoreSight Architecture
    • 15 (SysTick)
    918 views
    2 replies
    Latest over 1 year ago
     by asic_xuan
  • Not Answered

    WSTRB 是否可以在一个burst中间对数据进行选通，或者是否可以出现0f0f这种类型 0

    6295 views
    1 reply
    Latest over 1 year ago
     by asic_xuan
>