• Suggested Answer

    Cortex-A53 backward compatible with AXI-4 interconnect 0

    • Cortex-A53
    • AXI4
    • Cortex-A
    4586 views
    2 replies
    Latest over 5 years ago
     by Christopher Tory
  • Answered

    Further explanation needed for VAxQOSACCEPT, AWAKEUP, ACWAKEUP and SYSO* 0

    • AMBA
    • ACE
    • AXI
    • AMBA 5
    7818 views
    1 reply
    Latest over 5 years ago
     by Christopher Tory
  • Suggested Answer

    does ARM v8 bus architecture & related IPs be compatible with v7 core? 0

    • AMBA
    • Armv8
    • Bus Architecture
    • Cortex-A
    7874 views
    1 reply
    Latest over 5 years ago
     by Christopher Tory
  • Suggested Answer

    rd/wr Speculation on TZC400 controller 0

    • TrustZone
    • CoreLink TZC-400
    9204 views
    1 reply
    Latest over 5 years ago
     by Christopher Tory
  • Suggested Answer

    chi protocol 0

    • AMBA
    • CHI
    8640 views
    1 reply
    Latest over 5 years ago
     by Christopher Tory
  • Suggested Answer

    AXI4 Stream difference between Position Byte and Null Byte 0

    • AXI
    • AXI4
    12439 views
    1 reply
    Latest over 5 years ago
     by Christopher Tory
  • Answered

    How to use DMA for Cortex-A9 ? +1

    • Cortex-A9
    • Cortex-A
    • Linux
    7835 views
    1 reply
    Latest over 6 years ago
     by Christopher Tory
  • Answered

    ACE - ReadNoSnoop transaction +1

    • AMBA
    • ACE
    4106 views
    1 reply
    Latest over 6 years ago
     by Christopher Tory
  • Answered

    SC and SD states in case of ReadNoSnoop transactions +1

    • AMBA
    • ACE
    3300 views
    1 reply
    Latest over 7 years ago
     by Christopher Tory
  • Answered

    ReadClean transaction (ACE protocol) 0

    • ACE
    4677 views
    1 reply
    Latest over 7 years ago
     by Christopher Tory
<