• Answered

    How to set secondary core's registers from primary arm? 0

    • Cortex-A15
    • Cortex-A
    26825 views
    12 replies
    Latest 8 months ago
     by 42Bastian Schick
  • Suggested Answer

    Toolchain for ARM Cortex-A57 0

    9330 views
    9 replies
    Latest over 3 years ago
     by Jens Bauer
  • Answered

    Cortex-M instruction set test? 0

    • Cortex-M
    7612 views
    7 replies
    Latest over 3 years ago
     by Allen Willson
  • Answered

    why there are 4 cores per cluster in ARMV8 architecture 0

    • Cortex-A53
    • big.LITTLE
    • Armv8-A
    • Cortex-A
    8386 views
    10 replies
    Latest over 3 years ago
     by 42Bastian
  • Answered

    Loss of information - SMMUL +1

    • 32-bit
    • Cortex-M
    • Cortex-M4
    6993 views
    19 replies
    Latest over 3 years ago
     by 42Bastian
  • Answered

    no FPU in memset 0

    • fpu
    • ds-5
    • compiler
    20997 views
    19 replies
    Latest over 4 years ago
     by Jens Bauer
  • Answered

    ARMv8-A:TrustZone and MMU 0

    • AArch64
    • Armv8-A
    • TrustZone
    4302 views
    3 replies
    Latest over 4 years ago
     by Peter Harris
  • Answered

    cross compiling the hello trust zone example +1

    • Cortex-A9
    • Cortex-A
    • TrustZone
    4646 views
    6 replies
    Latest over 4 years ago
     by Sean
  • Answered

    STRD ATOMIC? +1

    • Cortex-A9
    • Cortex-A
    • Cortex-M
    • Cortex-M4
    7789 views
    12 replies
    Latest over 4 years ago
     by loquat
  • Answered

    How many times same interrupt can be in pending state at a time? (In ARM CM-3) 0

    • Cortex-M3
    • Cortex-M
    2111 views
    2 replies
    Latest over 5 years ago
     by Jens Bauer
  • Answered

    Memory barrier (DSB, DMB). Does they guarantee writing data on cache to memory? 0

    • Armv7-A
    • Cache
    • Armv8-A
    • NEON
    • Cortex-A
    • TrustZone
    7942 views
    9 replies
    Latest over 5 years ago
     by Ash Wilding
  • Answered

    Cortex-R5 and Cortex-R7 implement as Dual-Core Lock Step (DCLS), does the two core run inparallel? +1

    • Processor
    • Cortex-R
    • Cortex-A
    3960 views
    2 replies
    Latest over 5 years ago
     by 42Bastian
  • Answered

    Cortex-A9/GIC: de-activate an active interrupt 0

    • Armv7-A
    • Cortex-A9
    • Cortex-A
    2925 views
    2 replies
    Latest over 5 years ago
     by 42Bastian
  • Answered

    armlink stuck in armcc 0

    • armlink
    • Arm Compiler
    • scatter
    3702 views
    4 replies
    Latest over 5 years ago
     by 42Bastian
  • Answered

    Could you explain this assembly line to me? 0

    • Thumb
    2588 views
    2 replies
    Latest over 5 years ago
     by Juha Aaltonen