Hi,
I am using iMX 8X which has 1 cluster of 4 Cortex-A35 cores, with DDR3L (DDR3-1866) with ECC enabled.
I performed some measurement for MEMCPY and MEMSET functions to have an estimate of the DDR bandwidth, with one cortex-A35 core running. Here are…
Hello community,
I have a Cortex M7 based product, and I want to measure the cache hit rate in different applications.compared to the cortex R5 the M7 does not embed a PMU.
Do you have some idea on how to measure the cache hit rate in the ARM M7 core?
…
Power and Performance Management of a System-on-Chip (SoC) aims to deliver the maximum designed performance while simultaneously optimizing power consumption for targeted software workloads. In this context, the Operating System (OS) is the entity that…
The Arm Architecture is continually evolving, and this blog gives a high-level overview of some of the changes made in Armv8.4-A*. We develop these changes by listening to the Arm Ecosystem and working with them to provide new functionality…
Chinese Version（中文版）：ARM 的系统验证：让合作伙伴能够构建更好的系统
(Huge thanks to the system validation team in Bangalore for providing me with all of the technical information here. Much appreciated!)
Functional validation is widely acknowledged as one of the primary bottlenecks…
Since 2014, there has been an ever increasing number devices shipping with ARMv8-A based Cortex Processors – ranging from $65 smartphones to premium flagship devices. This is a wide…
With the first Cortex-A53 based SoCs due to ship in the coming months, and Cortex-A57 based designs to follow early next year, ARM gave us a quick update on performance expectations for both cores. Given the timing of both designs we'll see a combination…
The ARM Cortex-A mobile application processor product line spans several generations and three main product tiers. Developers and SoC designers experienced with one or more of the newer ARM ARM Processors benefit from an…
The first few big.little devices are now shipping in volume production, and several new SoCs are coming to market soon that will accelerate the usage of this power and performance optimizing technology in mobile devices. Two of…
Contemporary mobile platform SoCs impose intense traffic management demands on the memory subsystem. An intelligent memory controller design comprehends the fundamental memory streaming requirements of a mobile SoC and provides the necessary…
