Hi,
I see the following C lines on a ARM M4 Cortex CPU. It is new for me to see those interleaved '0's among character letters.
Could you explain it to me?
Thanks,
const uint8_t g_pui8ControlInterfaceString[] =
{ 2 + (21 * 2), USB_DTYPE_STRING…
Hi,
I see the following C lines on a ARM M4 Cortex CPU. It is new for me to see those interleaved '0's among character letters.
Could you explain it to me?
Thanks,
const uint8_t g_pui8ControlInterfaceString[] =
{ 2 + (21 * 2), USB_DTYPE_STRING…
The Smart Home market is now at an inflection point. Early devices in the market were connected to the internet but were typically single-function, often lacking connectivity to other devices and with closed APIs, denying the user the ability to design…
Have you ever been in a situation where you successfully validated your algorithm and asked yourself: is there a hardware platform with DSP capabilities so I can get my embedded project to market quickly? Guess what: other people have dealt with the…
The trickle-down effect from increased government regulations and from car consumers’ embrace of automotive electronics is far-reaching. These consequences challenge engineering teams more and more.
Think about the shift from 8- and 16-bit microcontrollers…
Hi to you all,
thank you for your patience: I know I'm publishing a lot of LPC43XX related questions. but the support on NXP forums is just.. well, something different from the one I found here, so I keep taking advantage of your know-how: maybe one…
Hello All,
Good Morning!
I am working on Cortex m4.
I have read following about hard fault ,
"Bus Fault: detects memory access errors on instruction fetch, data read/write, interrupt vector fetch, and register stacking (save/restore) on interrupt (entry/exit…
Hi Sir,
Can i change Flash Memory Permission through MPU??
Thanks and Regards,
Harshan.
Why the Cortex M4 instruction SMMUL (32 = 32 x 32b) preserves a redundant sign bit and discards one useful bit of information? What could possibly be the justification for such blatant disregard of the ISO/IEC TR 18037 standard Fract format?
I want to design an snake robot with ARM Cortex-M4 processor can u help how to start? please help me.
I am trying to get a quadcopter flying using the Pixhawk controller (Cortex M4 running NuttX RTOS) and I am using the Simulink Pixhawk PSP to implement a custom controller. Our controller uses neural networks, so neon instructions are needed (the build…
Hi.
I wonder how to calculate absolute value of a 32-bit signed integer in C as fast as possible. I saw that there is a FPU instruction VABS.F32, which do that in one cycle (above the floats). I thought, if it is possible to use it also with integers …
Hello all!
I am new to ARM community and this is my first question here. I work on embedded systems where we use Cortex-M4 based MCUs (concretely STM32F3 series). I would like to ask, if there is a DSP instruction which would calculate x*x + y*y.
x and…
According to ARM Architecture Procedure Call Standard (AAPCS) on the ARMv6-M, and ARMv7-M architecture in it says:
"Although the processor hardware allows SP to be at any word aligned address at function boundaries, standard programming practice…
In the ARM Cortex M4, If the PSP stack pointer is configured, what address space does it point to? Is it the same address space as the MSP (main stack pointer)? Or do we create a new and separate stack for it? And how do we configure the TOP of stack…
Hi,
Please help me understand expected behavior of CM4 when CM4 is in debug mode and WFI is executed through single step.
Does CM4 enter sleep/sleepdeep in such case ?
Thanks,
Sandeep
I've configured my Infineon relax kit for max frequency(120 MHz). I've set my SYSTick for a periodic interrupt of 10 ms. For power saving, I use a WFI assembler instruction whenever my processor is idle. WFI (wait for interrupt) should put the processor…
Greetings,
sir/madam i am working on xmc4100 after reading the reference manual i am tried to configure the clock (CCU) which was present under system control unit (SCU…
Hi Folks,
Can you share some little information about Pro/Cons of ARM Cortex M7 towards current variance ARM Cortex M4?. I just screen that M7 has 6 deptth pipeline for instruction and it is best suit for DSP with high performance
I'm (again) facing a very strange problem in my project for ARM Cortex-M4 (STM32F301K8). The project requires some of the functions to be executed from RAM (it's actually a bootloader with encryption and option to self-update, but that doesn't matter…
Hi all,
I'm testing interrupt on a Cortex-M4 based platform. So far I have managed to get my interrupt handler called. It clears the interrupt source coming from the peripheral. But before the pin to NVIC is de-asserted, the handler is called again. At…
Hi everybody,
We are working on a simple priority RTC (run to completion) framework for the Cortex M3/M4. Thanks to the NVIC/BASEPRI, we got most of this functionality for free but we want to extend it to user tasks.
In our implementation we need to determine…
Construct the following null terminated string in code area (i. e. in ROM)
str DCB “p1er3fec6tst1r2an5ge7rs8”.0
Write an assembly program that will count and…
Greetings,
Sir,i am working on SWD, after Research on Break Point & Watch Point i found One Thing That There are Some Comparators will Do These Things but I am not Very Sure That How These are Work …
Hello!
I finally decided to share some info about a project I've been doing for the past 8 months. Currently it can be considered "alpha" or maybe "early beta" stage, but - despite literal meaning of these terms - the things that are already done (and…