Design time verification practices such as Register Transfer Language (RTL) simulation and formal coverage verification may still not be able to uncover all bugs in a design. The problem is aggravated with the increase in SoC complexity which integrates…