Regarding the documentation on the T1 encoding of the MOV instruction on ARMv6-M architecture

B. Robertson

While reading the documentation on the MOV instruction (section A6.7.40) on the ARMv6-M architecture, I stumbled upon the following in the "Encoding T1" description: "ARMv6-M, ARMv7-M, if and both from R0-R7. Otherwise all versions of the Thumb instruction…

Answered

Is a MOV using high registers (R8-R15) possible with the ARMv6-M architecture?

B. Robertson

The ARMv6-M Architecture Reference Manual section "A6.7.40 MOV (register)" on page A6-140 states that the T1 encoding of the MOV instruction is only available on the ARMv6-M architecture if both the source and destination register are from R0-R7. Howev…

Answered

Safe exit from HARD FAULT on CortexM0

Catosh

Hi All,

I am developing on a CM0+ with functional safety support.
The safety manual requires to test some features before activating safety functions; many of these are straightforward while others are "convoluted".

One of the requirements is…

Answered

Can I use EXEC_RETURN on M0 outside of an exeception for contect switches?

David Smead

I have initialized stacks for various tasks with content as expected on SVC interrupts. I'm not able to dispatch an initial task via the "normal" dispatch function. On this first dispatch, the processor is not in an exception handler, but the LR is…

Answered

cmsis NVIC question.

Setianian

Hello, Everybody. I have several questions.

1. Please See the NVIC_Type structure. I don't understand about why ISER,ICER,ISPR and ICPR use size of array 1( I think It can use just __IO uint32_t ISER; ), and what does RESERVEDs do???

2. I would like…

Answered

Cortex-M0 Thumb-2 instruction: Is this instruction valid?

Héctor

STM r0!, {}

I have looked at Thumb2 instruction set web but I can't find the behaviour of STM command if the reglist is empty.

Thanks in advance.

Answered

CPU Reset during a Debug session

Kashif

Hi All,

I am trying to reset the CPU in the middle of a debugging session. I am using Application Interrupt and Reset control register by setting the SysResetReq bit in the SCB block. (this preserves the current debugging session also).

However, as I am…

Answered

Debugging a Cortex-M0 Hard Fault

Andy Neil

There's many references to Debugging a Hard Fault on Cortex-M3 & M4; eg

niallcooling's Developing a Generic Hard Fault handler for Armv7-M

also:

http://supp.iar.com/Support/?Note=23721

https://community.freescale.com/thread/306244 - which…

Answered

over 6 years ago
System
Embedded forum

Why thumb code can only access r0-r7?

Wenchuan2018

Hi Sir,

I want to know why thumb code can only access r0-r7, which described in ATPCS?

Thanks and best regards,

Wenchuan

Answered

Understanding of the clock cycle activity for LPC1114

Sol

Hello,

I am now working with the LPC1114 which utilizes the ARM CORTEX M0 architecture. I have one question about the instruction set summary of the ARMv6M Thumb instruction set. I want to know what the processor does during each single clock cycle for…

Cortex-M0+ privileged/unprivileged extensions

Jorge

Hi all,

According with ARMv6-M architecture reference manual, it supports two operation modes, handler mode and thread mode.

- "execution in handler mode is always privileged."

- "execution in thread mode can be privileged or unprivileged, depending…

Answered

ARMv6-M vs ARMv7-M - Unpacking the Microcontrollers

Chris Shore

This article is a follow-on to Navigating the Cortex Maze. As a high-level overview, the earlier article provides an easy way-in to the ARM processor range. It covers Cortex-A (architecture ARMv7-A), Cortex-R (ARMv7-R) and Cortex-M (ARMv7-M).

But the…

over 6 years ago
Processors
Processors blog

cortex m0

sergio

The ARMv6-M Architecture Reference Manual for my country is not aviable the dowload from the ARM oficial page, i beginin to stady the cortex M0 if any cand help me whit eny information abuat the micro please contact me thanks

Answered

What is the meaning of a 64 bit aligned stack pointer address?

Murtuza Quaizar

According to ARM Architecture Procedure Call Standard (AAPCS) on the ARMv6-M, and ARMv7-M architecture in it says:

"Although the processor hardware allows SP to be at any word aligned address at function boundaries, standard programming practice…

Answered

cortex m0

sergio

I need the ARMv6-M Architecture Reference Manual and ebrising abaut the cortex m0

Answered

Concurrent Interrupts

Michael

Hi All,

Im new to the Arm Community and Arm processors (newbie), and my question is as follows: Atmel ATSAMD20e implements ARM cortex M0+ processor based on ARMv6 architecture. It allows upto 32 external interrupts, with the interrupt signals connected…

Answered

Cortex-m0 instructions and core registers immediete values

EI24

Hi, i have just got a cortex-m0(LPC1114) based dev board. I'm reading about the architecture and instructions. My understanding is that it supports most thumb 16-bit instructions and a handful thumb-2 32-bit instructions. If the processor has a 32-bit…

Answered