I have an interest in the M0+ single-cycle IO Bus interface.

It seems that while the TRM describes a 32-bit bus, and a memory map it isn't clear if there is also an address bus to go along with this.

When instantiating do we have an IO address bus,…