Hii,

In AXI 3 if  data items are written before the address comes due to register delays .....then where that data is being stored in memory because no address is being specified till now...?

please resolve this issue...

Thanks 

How do you confirm if a slave is sampling on positive edge of clock only ? How can we prove this in simulation