• AXI4 Bus Bandwidth/Data Transfer increase

    willo144
    willo144

    Hello,

    I am doing research with an Ultra-Embedded Implementation of a RISC-V Processor in gem5.  My team is using an Oracle Virtual Machine to run testbenches and benchmarks for our research motivation.  As part of our research, I have been tasked with…

    • 7 months ago
    • System
    • SoC Design forum
  • AXI fixed burst to a slave with narrow data width

    Sana
    Sana

    Hi,

    I have an AXI master with data width 64, and an AHB slave of data width 32. What would happen when there is a 64bit FIXED burst READ (i.e., asize=3)to an address 0X100 of the slave? 

    Would the the data be read from 0x100 only, with data[63:32] always…

    • over 1 year ago
    • System
    • SoC Design forum
  • AMBA AXI Write response

    Sai Krishna
    Sai Krishna
    I am just going through the specs of AMBA AXI.
    I've few questions.It will be great if anybody clarify
    1) Why there was no Write response for each beat in burst Write. But there is a seperate Read response for each beat in a Read burst ?
    2) How to terminate…
    • over 7 years ago
    • System
    • SoC Design forum
  • applications of amba axi

    abilash abilash
    abilash abilash
    Note: This was originally posted on 7th February 2007 at http://forums.arm.com

    hello, i have read the whole of the axi protocol. i would like to know the applications of the protocol. is it anywhere used in the real time applications or some specific devices…
    • over 7 years ago
    • System
    • SoC Design forum
  • AXI write strobes

    jameskim jameskim
    jameskim jameskim
    Note: This was originally posted on 21st February 2007 at http://forums.arm.com

    the AXI spec says:

    10.1 About unaligned transfers
    [...]
    For any burst that is made up of data transfers wider than one byte, it is possible that the first bytes that have to be…
    • over 7 years ago
    • System
    • SoC Design forum
  • AXI Read/Write ordering

    Randy Pascarella
    Randy Pascarella
    Note: This was originally posted on 24th October 2007 at http://forums.arm.com

    Hello,
       Section 8.6 of the AXI spec says that reads and writes have no ordering restrictions between them.  It then says that if a RAW dependency exists, the master must wait…
    • over 7 years ago
    • System
    • SoC Design forum
  • More AXI write/read ordering

    Randy Pascarella
    Randy Pascarella
    Note: This was originally posted on 25th October 2007 at http://forums.arm.com

    In another posting, a scenario given was with a RAW hazard where a bufferable write was followed by a read to an overlapping address.  Sounds like the master's assumption upon…
    • over 7 years ago
    • System
    • SoC Design forum
  • AXI Cacheable vs. Bufferable

    Randy Pascarella
    Randy Pascarella
    Note: This was originally posted on 19th November 2007 at http://forums.arm.com

    If an AXI slave acting as a bridge has accepted a bufferable (ACACHE[0]) and cacheable (ACACHE[1]) write and responded with BRESP, is it required to flush this buffered write…
    • over 7 years ago
    • System
    • SoC Design forum
  • AXI protocol

    neha004
    neha004
    Note: This was originally posted on 30th December 2007 at http://forums.arm.com

    Can anyone tell me the exact explanation and differnce between out of order completion and write data interleaving  in detail...as i`m very confused with these terms
    • over 7 years ago
    • System
    • SoC Design forum
  • AXI locked access

    spark spark
    spark spark
    Note: This was originally posted on 29th May 2008 at http://forums.arm.com

    Does a locked request on either the read or write channel cause both channels to be locked? For example, one master request a locked write transaction to a slave, the read channel…
    • over 7 years ago
    • System
    • SoC Design forum
  • the usage of WSTRB signal

    Dong Luo
    Dong Luo
    Note: This was originally posted on 26th February 2009 at http://forums.arm.com

    Hi All,
    I was going through the AMBA AXI specs, but I have some questions about the usage of the WSTRB signal. In the middle of a burst, can some bits of WSTRB be low? Again…
    • over 7 years ago
    • System
    • SoC Design forum
  • Write Data Interleaving - AXI

    Amaresh Chaligeri
    Amaresh Chaligeri
    Note: This was originally posted on 19th March 2009 at http://forums.arm.com

    Hello,

    Can anybody help me to understand the reasoning behind write data interleaving ordering restriction imposed by AXI spec.
    [Chapter 8.5  Write data interleaving]

    "The order…
    • over 7 years ago
    • System
    • SoC Design forum
  • Aligned and unaligned word transfers on a 64-bit bus

    Maria_d
    Maria_d

    address = 0x07 

    transfer size = 32 bit

    burst type  = INC

    Burst length = 4 transfers

    Can you please explain this example of unaligned word transfer on 64-bit bus.

    Why the second transfer started at 8 and not from C?

    • over 1 year ago
    • System
    • SoC Design forum
  • Lock Signal for AXI Slave

    Tarun Mittal
    Tarun Mittal

    According to what I read in AXi spec sheet, AxLOCK signals are used by the Masters for a locked access to a slave and it's the arbiter/interconnect which takes care of the AxLOCK signal.
    Am I right when I say that, "Slave doesn't care if it's Locked…

    • over 1 year ago
    • System
    • SoC Design forum
  • ACE-Lite

    Uma
    Uma

    Hi,

        Can anyone throw some light on ACE-Lite Slaves

         a ) Do they have inbuilt coherent caches? Can they be snooped?

         b) What type of ACE-Lite transactions are directed to them and what are the responses?…

    • Answered
    • over 5 years ago
    • System
    • Embedded forum
  • STM(System Trace Macrocell)

    dudu8
    dudu8

    Can i observe the 1KB data that it is written over the STM AXI interface from STM ATB BUS ?

    what i mean is that i want to send a 1KB data from STM AXI and observe it from the STM ATB with MIPI STPv2 format.

    • over 4 years ago
    • System
    • SoC Design forum
  • Basic Understanding for AXI WRITE INCR

    prax_12
    prax_12

    Hello , 

    I am new to AXI protocol. Though I have read the document of AXI , but have some doubts on it. I have made run a write sequence (only from AXI to get the better understanding ) Please have a look at the following waveform.

    In this diagram …

    • Answered
    • over 1 year ago
    • System
    • SoC Design forum
  • what action will be performed by the master based on the read and write responce in axi 4?

    Hem Patel
    Hem Patel

    i read the specification of AXI 4 protocol. i want to know what action will be performed by the master when it receive okay,exokay,slverr or decerr. okay and exokay says that the transfer is completed either by normal access and by the exclusive access…

    • Answered
    • over 1 year ago
    • System
    • SoC Design forum
  • AXI3 write data interleaving with same AWID

    mveereshm622
    mveereshm622

    This is regarding the AXI3 write data interleaving. I understand how the write data interleaving works when AWID=WID when a slave is accessed by multi masters or a single master which can generate multiple outstanding transactions. But I have a query on…

    • Answered
    • over 1 year ago
    • System
    • SoC Design forum
  • [AXI protocol] Is a master allowed to disable byte lanes in a non-narrow WRAP burst?

    Zax
    Zax

    Hello,

    A couple of further details on the question.

    Let's assume that I have a 64-bit data bus and a 32-bit address bus.

    A master issues a WRAP burst with AWADDR[31:0] = 32'd8 and AWSIZE[2:0] = 3'b110. That is, the start address is 8 and the beat…

    • Answered
    • over 1 year ago
    • System
    • SoC Design forum
  • boundary concept

    maitry
    maitry

    Hi all,

    I am new to protocols AHB and AXI.

    can anyone explain why there is 4kb boundary in AXI and why there is 1 kb boundary in AHB?

    Also what these boundaries are for? Does they represent the maximum slave size?

    • over 1 year ago
    • System
    • Embedded forum
  • Three question on AXI transfers, related to disjoint byte access in a single 4 byte word, single transfer.

    DHDHD
    DHDHD

    I have three question on AXI transfers, and these all relate to
    a) my understanding of the spec, as all question do, and
    b) a single write transfer to a single 32-bit aligned address.

    I would like to make a single transfer to write only byte 2 at address…

    • Answered
    • over 3 years ago
    • System
    • Embedded forum
  • Transfer size in AMBA AXI

    subhajit02
    subhajit02

    Hi, I am not so clear about the concept of transfer size in AMBA AXI. My question is how to calculate wrap_boundary in wrap based data transfer when Number_Bytes (The maximum number of bytes in each data transfer) is changing in each transfer within a…

    • over 2 years ago
    • System
    • Embedded forum
  • AXI-4 questions

    SBR_123
    SBR_123

    Hello,

    I am pretty new to AMBA protocol and I am specifically interested in AXI-4. I have a few fundamental questions related to AXI-4 and I would appreciate if anyone can answer these.

    1) I would like to know how read and write address requests issued…

    • Answered
    • over 4 years ago
    • System
    • Embedded forum
  • RE: In read or write transaction in AXI.what happen if data transaction  is before address.

    Mayank
    Mayank

    Hii,

    In AXI 3 if  data items are written before the address comes due to register delays .....then where that data is being stored in memory because no address is being specified till now...?

    please resolve this issue...

    Thanks 

    • over 2 years ago
    • System
    • Embedded forum
  • View related content from anywhere
  • More
  • Cancel
>