How do you confirm if a slave is sampling on positive edge of clock only ? How can we prove this in simulation