Hi experts,
I would like to know more about the interconnection between Cortex-A9 and the PL310 L2 cache controller.
I think Figure 1.2 in the TRM is a good starting point:
CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual: 1.2. Typical…