On a power up, the SoC asserts some reset signal to the Cortex A processor and it ends up generating an exception. The exception vector on the just powered up processor is implementation defined, but as I've made some reasearch and fount it can be on address…