• Unable to create new platform configuration with zedboard for core detection using DS5, DStream without using existing Xillinx configuration
    Unable to create new platform configuration with zedboard for core detection using DS5, DStream without using default Xillinx configuration, Kindly guide us thanks in advance we are connected the JTAG...
  • Unable to create new platform configuration with zedboard for core detection using DS5, DStream without using existing Xillinx configuration
    Unable to create new platform configuration with zedboard for core detection using DS5, DStream without using default Xillinx configuration, Kindly guide us thanks in advance we are connected the JTAG...
  • How it is possible to use DStream for debugging all trusted firmware on Juno R2?
    Hello, I have generated a fip.bin with BL1, BL2, tspd, BL31 (my own secure trusted fw), BL33. My goal is to be able to load all the fw and put a breakpoint an a specified address of my BL32 without...
  • How it is possible to use DStream for debugging all trusted firmware on Juno R2?
    Hello, I have generated a fip.bin with BL1, BL2, tspd, BL31 (my own secure trusted fw), BL33. My goal is to be able to load all the fw and put a breakpoint an a specified address of my BL32 without...
  • Why Arm cpu doesn't have more core than Intel cpu?
    Why Arm cpu doesn't have more core than Intel cpu? RISC architect claims that it is easier to build more core into a single chip, is this statement still valid? thanks from Peter