• Turning on MMU and caches on Cortex-A7?
    In my little program (rpi_stub) it's time to turn on MMU and caches. Most of it I seem to have hold of, except cache invalidations. In multicore situation (rpi_doesn't support yet, but maybe later...
  • Bypassing all clock gates in Cortex-R52 (ARMv8)
    Hello, (#context): I have a Cortex-R52 in the SoC design. My team is in charge of FPGA prototyping of the entire/part of the SoC. I am prototyping (on FPGA) part of the SoC which has the R52 plus...
  • Sampling on positive edge of clock of slave in AXI3
    How do you confirm if a slave is sampling on positive edge of clock only ? How can we prove this in simulation
  • What's the clock frequency for CHI interface protocol ?
    Hi, I was reading the CHI architecture specification but there is no mention of electrical characteristics such as the clock frequency for the CHI interface. What is the max and min frequency for...
  • [Cortex M0] Number of clock cycles for LDR instruction
    Hello, I need to know the exact number of the clock cycles per each instruction in terms of the system clock frequency especially the "LDR" instruction Here is the needed instruction: "LDR r3,[r1...