• Exception priority behavior
    Hi, I need to know what happens in the v7 architecture (TI Cortex R4) when both a data abort and FIQ are due to occur. I found the following document which attempts to address this question but seems...
  • Cutting Through the Confusion with Arm Cortex-M Interrupt Priorities
    Arm Cortex-M processors offer very versatile interrupt priority management, but unfortunately, the multiple priority numbering conventions used in managing the interrupt priorities are often counter-intuitive...
  • How does QoS with priority and ordering allowed with AXI ID?
    I have one question for QoS with AXI4: Can one master have multiple QoS values? Meaning one master issues requests with different QoS values but all with same AXI ID and the interconnect network arbitrates...
  • ARM Cortex-M0 MCU set to Conquer Space
    It was a thrill for us that a VORAGO Technologies ARM Cortex-M0 microcontroller was part of the payload that was rocketed to the International Space Station on the SpaceX Falcon 9 this week. Space electronics...
  • Arm cortex M3(LPC1769) MPU settings
    Hello everyone, I am trying to set up the MPU in my LPC1769 Xpresso board. The memory map of LPC1769 is as given below: 512kB FLASH @ 0x0000 0000 – 0x0007 FFFF 32kB on-chip SRAM @ 0x1000 0000 – 0x1000...