• Hardfault issue
    I am facing a hardfault issue . I have debugged from software perspective . My observation is I am trying to reproduce this issue n many devices but I am facing this issue in 2 out of 10 boards and hence...
  • ID issue
    If two AXI masters are sending transactions with same ID, how to send response correctly to the respective masters
  • cortex M4 boot issue
    Hi Experts, I need your help... Actually i am work on a multicore controller, the master core loads the application for the slave core(cortex M4).. Now when the slave core starts, it executes c_int00...
  • Experimentation of Dual Issue
    Hi all, Can somebody specify asm code to experiment the dual issue of instructions and how the processor executes parallely ? Also i tried like performing LDM instruction followed by LSL instruction....
  • SWD issue in Cortex-m0
    We are using Cortex-M0 DesignStart Pro to design MCU. When we use SWD to download grogram to flash in FPGA(Cortex_m0 mcu inside), we cannot to connect keil with FPGA, and Keil shows:" Could not stop Cortex...