• shareable attribute in armv8
    Hi Experts,                     I was going through the arm v8 mmu page table formation, when it's compared to arm v7 it is completely different. I could see how to set the different page attributes like...
  • Where is hardware interrupt latency documented for the ARMv8 Cortex-A53?
    Need specific references to the hardware interrupt latency for the ARMv8 Cortex-A53.  interrupt latency from when an interrupt is triggered to when the ISR is initially invoked, but not including operating...
  • Running armv7 binaries on armv8
    Hi Experts, I have binaries built for armv7 architecture, without rebuilding binaries can I run on armv8?. I think its possible, but wanted confirm is there any limitation? Thanks, Veeranna
  • Does ARMv8-A has VC_CORERESET or something similar?
    Hi All. Does ARMv8-A has something similar to VC_CORERESET bit in Debug Exception and Monitor Control Register of ARMv8-M ; which enables halt on reset vector on warm reset? Or is there any other method...
  • ARMv8 memory ordering
    In the ARM Architecture Reference Manual issue D.a (ARM DDI 0487D.a) section K11.3.1 "Acquiring a lock" has the following example code: AArch32 Px PLDW[R1] ; preload into cache in unique state Loop...