• Could arm-none-eabi-gcc split a LDRD(64bit load) from an unaligned address into two LDR?
    Hi, experts, When testing codes below on Cortex-M4F. It seems armcc(Keil) handles the unaligned memory access very well and the dword load is compiled into two LDR instructions. But gcc generates one...
  • How to disable floating-point instruction generation with aarch64 GCC compiler
    Dear Sir, How to disable floating-point instruction generation with aarch64 GCC compiler ? We want to use software to do floating-point calculation. But always has error messages as below: aarch64...
  • ways to get compile-time indices for neon intrinsic
    Hi, currently I'm trying to optimize some code using NEON technology, and I ran into a problem bother me a lot. int8x8_t vext_s8(int8x8_t a, int8x8_t b, const int n) //arm_neon.h the third param...
  • Change which CPUs are released from reset on Juno
    By default on Juno only a single CPU is released from reset on a cold boot: Juno r0: Cortex-A53_0 Juno r1: Cortex-A57_0 Juno r2: Cortex-A53_0 This is the primary CPU, i.e. `cpu0' in Linux...
  • ARM_V8 which  instructions are not support in android platform compare to ios(xcode)
    Hi,actually my code is working properly on ios (xcode) but if i run the same code on android platform which is not working i don't know how to debug on android.so please could you suggest me that which...