• Setting up NVIC with ISR in CortexM4

    DFinn
    DFinn

    Could you please send me a snippet of code to set up the NVIC to use an ISR &  trigger the ISR ?

    • over 3 years ago
    • Support forums
    • Architectures and Processors forum