Browse By Tags

Written by Antonio Pacheco, ASIC Digital Design Engineer, Synopsys

To support today’s high volume of data, SoC designers of high-performance computing and networking applications must leverage a scalable chip-to-chip interface that enables high data…

I'm getting excited for the annual Synopsys User's Group Meeting - SNUG Silicon Valley, which promises to be an excellent and well attended event as usual.

It's a great place to learn the latest about Synopsys tools, IP and methodology from your…