Hello,
I am using Xilinx MpSoc Ultrascale+ ZCU102.
I want to generate an interrupt when dividing by zero.
I read the Cortex-R5 technical reference manual (infocenter.arm.com/.../index.jsp
The system control register C1 has the DZ bit which control the generation…