Browse By Tags

  • First compile, verilog files missing

    Hi,

    I am just performing the first steps with the DesignStart Eval Edition (Cortex-M0), trying to compile the verilog sources to get a simulation running.

    So I changed /systems/fpga_testbench/trl_sim/makefile to use gcc and modelsim and now I want to …

  • [0x0000000X ORR 0x00010000] results in 0xXXXXXXXX

    Hi,

    I am working on a GPIO IP for Designstart Pro Cortex-M0. Now in my Simulation there are some Read-Modify-Write cycles in order to set only single bits in a 32 bit register.

    If the GPIO register is 0x0000000X and I just want to set bit 16, GCC produces…

  • Cortex-m0 interrupt_demo simulation issue

    Hi,

         I am using Cortex-M0 DesignStart Pro. When I simulation intrrupt_demo test case, I found that IRQ[31:0]  always 0, Is this correct?

         I saw the document , the interrupt_demo is Demonstration of interrupt features, but if no interrupt signal input…