Hello,
we have a board using Armada 3720 SOC, which contains two Cortex-A53s and one Cortex-M3 used as secure-coprocessor. The interrupt controller is GIC-500.
The M3 has access to all registers that A53 can see. The first A53 has RVBAR at 0xffff0000 where…