Hello,
For my bachelor thesis I have to implement the RTL-Code of the Cortex-M3 in the DE-10 Standard Board.
The FPGA on the Terasic DE-10 Standard is the Cyclone V 5CSXFC6D6F31C6.
If I try to compile the ".sof" file of the Eval package in Quartus Prime…