Browse By Tags

  • does ARM Cortex-M0 DesignStart support SWD debugger?

    I am studying the ARM Cortex-M0 DesignStart. I found there are debug port SWDIOTMS and SWCLKTCK in the port list of cmsdk_mcu.v, and there are CPU options which defines the CPU's feature.

    I configured the parameter DBG = 1 in the cmsdk_mcu.v Line37…

    • 10402.zip

  • Case study: RelChip turns up the heat with Arm DesignStart

    Aiming to push the boundaries of high-temperature electronics, RelChip has established itself in a niche market with the first microcontroller for extreme environmental products — those that operate from a chilly -55°C to a scorching 225°C.…

  • What is the difference between DesignStart IP and DesignStart IP for university ?

    I have the allowance to download the IP which is ARM Cortex-M0 Processor DesignStart IP and ARM Cortex-M0 Processor DesignStart IP for University, I want to finger out what's the difference between them in detail, does anyone can help me. THX a lot.…

  • About Cortex M0 SDK

    Where from can I download Cortex M0 SDK?

  • Cortex-M0 DesignStart processor size (FPGA)?

    Dear sirs,

    I have a question about the size of synthesized logic for Cortex-M0 DesignStart processor.

    When I use ISE of Xilinx to synthesize Cortex-M0 DesignStart processor (version r1p0-00rel0), I have result as below.

    (I configure for using Spartan…

  • Cortex-M0 DesignStart clock specifications

    Hello together!

    Are there any specifications/limitation for the clock input to the Cortex-M0 DesignStart Processor regarding:

    • Frequency?
    • Duty Cycle?
    • Stability?

    Thank you and best regards,

    Stefan

  • Cortex-M0 DesignStart Prototyping kit makefiles

    Unlike the Design kit makefiles, in which tool-chain (Keil, DS5 or GCC) can be chosen, the Prototyping kit makefiles uses only DS5.

    Is it possible to receive Prototyping kit makefiles that support tool-chain selection and in particular GCC?

  • I am an FPGA SoC engineer and I want to create a custom SoC. Is it possible for me to learn and acquire the development flow for less than 5K EUR budget – and if so, how should I proceed?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • ‘Low cost’ is a benefit of custom SoCs. At what quantities do the low-cost benefits start to come in, relative to, for example, digital/analog designs based upon off-the-shelf devices?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • With regards to custom SoCs, what is the trade-off between low cost and performance?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • Is it possible to interface a high frequency sensor-signal output from an analog ASIC chip (e.g. several Kilohertz) using Cortex-M?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • Can SoC Verification be automated using Machine Learning? If so, how can we ensure 100% functional coverage?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • How is the SoC-based design validated? Is it done against some specifications or compliance?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • Assuming knowledge of standard off-the-shelf SoC and FPGA designs, what big challenges exists for an integrated solution?

    This question was raised in the ‘Want to maximise your product design? See how a custom ASIC can help?' webinar, view all the questions in the round-up blog post.

  • Is the DesignStart Eval compatible with heterogeneous multi-core design, e.g. Cortex-M0 with Cortex-M3?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Could you recommend a specific FPGA board for ARM Cortex-M0 and Cortex-M3 implementation?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Are DesignStart Pro royalties based on the number of cores instantiated in single chip? If so, what about permanent lockstep configurations?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • If I am an individual how can I apply for the DesignStart program and get a prototype?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Fab costs prohibit many start-ups and small companies to pursue custom SoC development. Does ARM have any plans to help companies on this, maybe with some fab partners similar to the design partners

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Can the DesignStart Eval RTL project provided be modified? For example, to add new ports or remove unused ones for customization.

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Is there any documentation for design implementation on ARM Keil software?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • For IoT implementation, which is better: the Cortex-M0 or Cortex-M3 - and why?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • We are looking to build a new FPU.  Can we get hooks to build this FPU into the SoC?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • What are the approximate numbers for gates required for a Cortex-M0 and Cortex-M3 CPU?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”

  • Will there be tutorials, videos that explain more details on the design process? Is there a possibility of simulation/test for effectiveness?

    This question was raised in the webinar "Enhance your product with industry-leading processors - for no upfront license fee.”