Browse By Tags

  • Cortex-M3 softcore minimal SoC

    Hello all,

    After getting frustrated with the Xilinx design start guide I created a minimal SoC implementation of CM3 using fusesoc. It currently runs on Arty but could be made to run on other FPGAs that have a fusesoc supported backend.

    Both the Xilinx…

  • Facing issue with the simulation of M3designStart hello example using DSM=yes option

    Hello folks,

    I have downloaded the ARM M3 designstart eval package and have the licensed mentor questasim simulator.

    As per the quick start guide, I am able to run the hello and uart_tests example on the mentor questasim simulator with DSM=no option.

    …

  • why does the loop in Keil run one more time?

    Hi 

    I use designStart cortex-m3 with ram and rom which inplemented by the internal ram in FPGA board.

    And then I successfully connect it with Keil through JTAG.

    And I try to run the simple function below:

    uint8_t i = 0;
uint8_t k = 50;

for(i = 0;i…

  • Running uCLinux on the Arm MPS2(+) platform

    Introduction

    uClinux

    Is Linux built for microcontroller platforms without an MMU. It relies on a specific version of libc not available in the standard Linaro toolchain binary releases. These instructions use Buildroot to automate compiling the toolchain…

  • DesignStart software related question

    Hello. I'm new here and would like to ask if the DesignStart software will it work with the Cortex A-series IC's or only Cortex M0 and Cortex M3 IC's?

  • Easy access to Cortex-A5 for academic researchers now available

    Academic researchers have long enjoyed free access to Arm Cortex-M0 and Cortex-M3, including full RTL for the CPUs and their subsystems. Using industry-leading Arm IP and widely implemented systems means that researchers can spend less time on designing…

  • Cycle model build issue - ../../../../cortexm3_rtl

    make compile SIMULATOR=ius DSM=yes

    xmvlog: *W,NOTIND: unable to access -INCDIR ../../../../cortexm3_rtl/logical/cm3_tpiu/verilog (No such file or directory).

    Fails because cortexm3_rtl/ is not present in the downloaded ARM designStart files.

    Any suggestions…

  • Is M3 DesignStart similar to M7 Design Kit? (I don't yet have M7 Design Kit)

    Just starting... Is it reasonable to work through M3 DesignStart as an intro to M7 Design Kit?  (I do not yet have access to M7 Design Kit, but want to get a head start on my ARM project) I'm hoping that the ARM RTL, TB and other aspects of the supplies…

  • Customizing Cortex A5 DesignStart Software

    Software Architecture

    The Software Structure of Cortex A5 DesignStart stack is as shown in Figure 1.  At the base of the stack is Trusted Firmware -A, which provides the foundation for secure boot and standard power management interface using PSCI. Above…

  • Atomic access LDR/STR vs LDREX/STREX

    I'm working with the obsfucated RTL for Cortex-M3. I have a working design that muxes the 3 AHB-lite buses to 2 AXI3 buses. This design is analogous to the Xilinx designstart design with a code bus and a system bus. The processor correctly boot from the…

  • Pre-silicon Software Development with Arm Models for Cortex-A5 DesignStart

    Arm DesignStart is enhancing the Cortex-A5 package to help custom chip designers to expand market opportunities and develop richer experiences. The new package helps to reduce the development time of Arm-based Linux-capable chips. Designers can now take advantage…

  • Fail to connect with CM0DSEvel

    I have tryed to make SWD connect to Cortex-M0 DesignStart Eval by STLink2, but it was unsuccessful.

    The SW Device showed information as this picture.

    I chose  AHB_ROM_FPGA_SRAM_MODEL and AHB_RAM_FPGA_SRAM_MODEL be the MYM_TYPE

  • does ARM Cortex-M0 DesignStart support SWD debugger?

    I am studying the ARM Cortex-M0 DesignStart. I found there are debug port SWDIOTMS and SWCLKTCK in the port list of cmsdk_mcu.v, and there are CPU options which defines the CPU's feature.

    I configured the parameter DBG = 1 in the cmsdk_mcu.v Line37…

    • 10402.zip

  • DesignStart FPGA 101: How to Design with Arm Cortex-M1

    July 11, 2019 03:00 PM to 07:00 PM Coordinated Universal Time

    GOWIN Semiconductor webinar series: Learn how to design with Cortex-M1 soft CPU IP into Gowin FPGAs Date: Thursday July 11 Times: 4pm and 8pm BST This webinar will introduce you to configuring GOWIN FPGA's with an Arm Cortex-M1 soft CPU IP, from...

  • Case study: RelChip turns up the heat with Arm DesignStart

    Aiming to push the boundaries of high-temperature electronics, RelChip has established itself in a niche market with the first microcontroller for extreme environmental products — those that operate from a chilly -55°C to a scorching 225°C.…

  • Case study: accelerated chip design for drones and cameras with Arm DesignStart

    At some point in almost every action movie or TV show, an evil villain hacks into a camera, surveillance system or drone to wreak mayhem on unwitting victims. That’s exactly the kind of activity that NeoWine, a security integrated circuit (IC) company…

  • Info: DesignStart compilation tool

    For the kind attention of users who have downloaded any of the following DesignStart packages.

    • DesignStart Eval Cortex-M0 and Cortex-M3
    • DesignStart Pro Cortex-M0 and Cortex-M3
    • DesignStart FPGA Cortex-M1 and cortex-M3

    The above packages should be compiled…

  • Case study: Evolving intelligent devices for immersive experiences

    Inuitive develops intelligent vision technologies for deployment in applications such as augmented and virtual reality, drones, robotics and autonomous vehicles. Founded in 2012 by Israeli high-tech veterans Shlomo Gadot and Dor Zepeniuk, the Israel-based…

  • About two port SRAM compiler in tsmc 0.13um ?

    Hi,

        I only found signle and dual-port sram compiler in tsmc 0.13µm process IP Library,.

        Doesn't ARM support the two port SRAM compiler for tsmc 0.13µm process?

        Thank you

  • Meet new Arm Innovator, Adam Taylor and his top 20 resources for FPGA developers

    As embedded and IoT applications continue to grow and push boundaries, there is a need for flexibility in product designs. This has resulted in a significant growth in application-optimized designs.

    The Xilinx product portfolio has been built to enable…

  • Cortex-M0 DesignStart clock specifications

    Hello together!

    Are there any specifications/limitation for the clock input to the Cortex-M0 DesignStart Processor regarding:

    • Frequency?
    • Duty Cycle?
    • Stability?

    Thank you and best regards,

    Stefan

  • Cortex-M0 DesignStart Prototyping kit makefiles

    Unlike the Design kit makefiles, in which tool-chain (Keil, DS5 or GCC) can be chosen, the Prototyping kit makefiles uses only DS5.

    Is it possible to receive Prototyping kit makefiles that support tool-chain selection and in particular GCC?

  • Fail to run the compiled MPS2+ project

    Hi,

    After compiling the MPS2+ FPGA designstart project (unmodified, as-is out of the box), i'm failing to run it on the FPGA.

    While the already downloaded image that arrives on the FPGA runs fine (i run the demo application), the image I compiled…

  • What USB Blaster cable?

    Hello,

    I want to use an USB Blaster cable for rapid FPGA prototyping on the MPS2+. 

    The cables differ very much in price.  Is it recommended to buy an original Altera for over 200 Euro or can I use a cheaper nonamee one?

    Could you please recommend a cable…

  • Cortex M0 Designstart missing/unknown files and ignored includes

    Hi everyone,

    I'm using Windows 10 operating system(i couldn't know if this is relevant to second part of my problem) and I want to embed Cortex M0 Designstart Design Kit on a Xilinx FPGA board. I'm currently trying to synthesize (AT510) r1p0-00rel0…