Browse By Tags

  • Off-chip Memory integration with Cortex-M0

    Hello 

    I am trying to integrate off-chip memory with the cortex-mo processor. My plan is to attach a  commercial 16 or 8-bit memory with the processor instead of using the on-chip memory. Is it possible that I can attach off-chip memory having the memory…

  • Basic Flash Programming and the process in integrating Cortex M0

    Hello Guys!

    I am Integrating Cortex-M0 with peripherals and memories. Previously I used Block ROM/RAM in FPGA where I just uploaded COE files to make it run. But now I want to use an external flash to do the Job. I have the following questions which I…

  • IRQ Execution in nRF51

    Hello

    am using Seggar Embedded Studio for ARM V3.4 and nRF_SDK 12.3.0.

    I am using nRF51 DK

    I am trying to understand interrupts and interrupt handlers.

    The interrupt request for Watchdog timer (i.e. void WDT_IRQHandler(void)) is not getting executed.…

  • How generic are Cortex-M0+ MCUs?

    I'm just getting started in the Arm world and I'm trying to get a better understanding of the similarities between various vendor implementations of the Cortex-M0+ at the toolchain level.

    I have previously got a 'blinky' program working on an…

  • Cortex-M0--Simple APB peripheral Design (LED)

    Hello Guys,

    I connected the peripheral (LED) with cortex-M0 processor and APB BUS using CMSDK in FPGA of the spartan 6 family. I used the AHB-APB bridge to connect it to the processor. I am attaching the peripheral in the code section. I wrote startup…

  • optimize scaling that involves float division in M0

    My platform is based on the M0 processor. A simple(probably non-optimal) code I use to convert my input to a scaled output is as follows:

    uint32_t output = (uint32_t)(12000 * ((1023/(float)input) - 1));

    Is there a way to achieve this result in a much…

  • Cortex M0 - Returning from Interrupt

    Dear Concern

     I connected the CMSDK timer example with the Cortex - M0 processor. I have written exception handler for a timer in assembly code. After a certain moment interrupt is generated from the timer module in CMSDK. I see that the processor enters…

  • CortexM0 Debug - DAP baseaddr, M0 ROM Table and system ROM table

    Hi all,

    Would like to get some clarifications regarding the items above. I'm working on the CMSDK kit for the Cortex M0 and the example system has a Cortex M0, a system ROM table and DAP instantiated.

    The DAP by default has the baseaddr tied to E00F_F003…

  • adc read

    AS YOU CAN SEE MY CAPTURE DATA FROM ADC CHANNEL 1 AS PREFIX a20.00000. im perplexed by this result 

    what might be the reason

  • cortex M0 based mcu dac error

    i i am developing cprtex mo based project.

    vendor is nuvoton.

    there  seems to be error  in dac.

    can i reduce the error.

     my dac ouput for input code 000 is 130mv. whose full scale range is 2.5v.

    datasheet has the  folllowing values ,the gain error for typical…

  • Flash download routine for Custom SOC with Cortex M0

    Our team has developed a custom SoC with embedded flash blocks and a Cortex M0. Given that the code flash download routine will have to be customized, I am looking for some help and information on how to get started. The SoC as a 2 wire SWD interface…

  • My application code is not working when i load its bin file through uart into the flash and jump to the address of the application code (custom bootloader)

    In custom bootloader when i am jumping to application code my msp value is changing after loading the bin file , for example my application has msp value 0x20000D0 but when i load the bin file of the same code through a custom bootloader(through…

  • How can I simulate STM32F051R8T6 on Proteus?

    Hello, I'm trying ot create firmware project for simulating STM32F051R8T6 but,

    I cant find its name under Cortex-M0 family.

    So, how can I import its configurations to Proteus?

  • printf retargetting for nano-specs Cortex M0

    With nano-specs I can't get printf statements like this to work where it needs to take in values from a variable.

    printf ("Data1 %d\n", data1);

    A simpler printf with just characters work ok.

    printf ("abc\n");

    Per the standard CMSDK…

  • Default crt0.o startup for GCC - Cortex M0

    I am trying to write a bootloader that fits within a 4Kbyte space and I'm trying to keep the essential code as small as possible.

    However, with the standard default setup from the CMSDK Cortex M0 enviroment, even with a empty main(), I notice that…

  • uart cortex mo

    what is the error

    #include <stdio.h>
    #include "Device\Nuvoton\Nano100Series\Nano100Series.h"
    #include "Device\Nuvoton\Nano100Series\uart.h"
    #include "Device\Nuvoton\Nano100Series\uart.c"
    //#include "Device\Nuvoton\Nano100Series…

  • Unaligned accesses - CMSDK Example Cortex M0

    The spec mentions that the M0 will generate a Hardfault when unaligned accesses are detected. I would like to find out where is this implemented in RTL and understand it a little better.

    Does the GCC compiler detects unaligned code accesses during compilation…

  • custom board based on cortex M0 toggle pins not responding.

    i am trying to troggle two pins in a custom board built on cortex M0 core( nuvoton nano120 series 120lc2bn)/

    i can get to toggle the given pins.

    pins are pc0 and pb12.

    #include <Device/Nuvoton/NANO1xx/nano1xx.h>

    #include "Device/Nuvoton/NANO1xx…

  • Fail to connect with CM0DSEvel

    I have tryed to make SWD connect to Cortex-M0 DesignStart Eval by STLink2, but it was unsuccessful.

    The SW Device showed information as this picture.

    I chose  AHB_ROM_FPGA_SRAM_MODEL and AHB_RAM_FPGA_SRAM_MODEL be the MYM_TYPE

  • Multiple Application Code with Bootloader

    Hello,

    Looking for some pointers on the scenario below. I'm fairly new to firmware and bare-metal programming.

    In the system I'm working on, I am looking to get a bootloader and 2 application programs compiled. The 2 application programs will be placed…

  • Cortex M0 Vector Table and Bootloading

    Hi guys,

    Does the M0 always default to 0x0 when an interrupt triggers? I understand VTOR is not available in M0 for relocation of the tables.

    Can I copy the application vector table just the vector table to beginning of SRAM and remap the SRAM to 0x0…

  • Cortex-M Vector Table and Address Remap

    Hi guys,

    Does the M0 always default to 0x0 when an interrupt triggers? I understand VTOR is not available in M0 for relocation of the tables.

    Can I copy the application vector table just the vector table to beginning of SRAM and remap the SRAM to 0x0…

  • does ARM Cortex-M0 DesignStart support SWD debugger?

    I am studying the ARM Cortex-M0 DesignStart. I found there are debug port SWDIOTMS and SWCLKTCK in the port list of cmsdk_mcu.v, and there are CPU options which defines the CPU's feature.

    I configured the parameter DBG = 1 in the cmsdk_mcu.v Line37…

  • STM32F030 CORTEX M0

    I have initialized the above controller in C++ in Keil 5uV. After the initialization, I want to jump to or enter a timing critical assembly language algorithm under the int main(void) statement. What is the preferred method to accomplish this?

    MJ

  • floating point in cortex m0, always reset.

    hi,I write an algorithm running in cortex M0. It has some floating point multiplication.But the program always resets when encounter a floating point multiplication.And the code showed below:

        for (k = 0; k < 4; k++) { tmpx =   dbuffer[0] * a[k + 1…