Hi Experts,
How to derive the cache memory requirement for the working of the software ?
I could understand that each of the A/M/R processors have its own applications and build with its own Cache size MPU/MMU configurations but how this is derived with…