Browse By Tags

  • Memory barrier (DSB, DMB). Does they guarantee writing data on cache to memory?

    Hi Experts,

    I'm reading white paper for ARMv7 and ARMv8.

    but when i reading cache part and memory re-ordering, i have silly questions.....

    Suppose there are below instructions..

     

    Core A:

         STR R0, [Msg]

         STR R1, [Something…

  • NE10 和 acl（arm compute library）那个效果更好？

    现在想优化arm cpu 的运算能力，看到这两个库 ne10 和ACL，如果只针对cpu（比如A9和A53），那个库的运算性能更好？

    题外话，NE10和ACL 的定位和区分度？

  • A Walk Through the Cortex-A Mobile Roadmap

    Chinese Version中文版

    Introduction

    The ARM Cortex-A mobile application processor product line spans several generations and three main product tiers. Developers and SoC designers experienced with one or more of the newer ARM ARM Processors benefit from an…