Browse By Tags

  • Platform security architecture is announced by Arm

  • A question about interrupt priority degrade

    Hi guys,

    I found in armv8-arch ref manual that when PRIS bit in the AIRCR is set, the priority of non-secure handler is mapped to the bottom of the priority range. So I did an experiment.

    I configured two exceptions, systick and svc. The priority are 2…