How to handle below scenario ?
- At time t1 let us suppose L1 data cache is evicting a line and write address is sent on write address channel by asserting AWVALID (AWREADY is high)
- At same time t1, there is a snoop request from interconnect on snoop address…