I see in the documentation site that ARM offers up some bus functional models to simulate both a 32 and a 64 bit AHB bus master in Verilog RTL.
Where do I find these models, and what is the cost?
I am working to verify a customer's AHB peripheral, and…