1. How barrier instructions like `dmb ishld` and `ldar/stlr` translate to ACE barrier transactions?
I am curious about how barrier instructions which will only affect specific types of memory operations would translate to ACE barrier transactions.
I supposed…